

Semantics of Remote Direct Memory Access: Operational and Declarative Models of RDMA on TSO Architectures

GUILLAUME AMBAL*, Imperial College London, UK

BRIJESH DONGOL, University of Surrey, UK

HAGGAI ERAN, NVIDIA, Israel

VASILEIOS KLIMIS, Queen Mary University of London, UK

ORI LAHAV, Tel Aviv University, Israel

AZALEA RAAD, Imperial College London, UK

Remote direct memory access (RDMA) is a modern technology enabling networked machines to exchange information without involving the operating system of either side, and thus significantly speeding up data transfer in computer clusters. While RDMA is extensively used in practice and studied in various research papers, a formal underlying model specifying the allowed behaviours of concurrent RDMA programs running in modern multicore architectures is still missing. This paper aims to close this gap and provide semantic foundations of RDMA on x86-TSO machines. We propose three equivalent formal models, two operational models in different levels of abstraction and one declarative model, and prove that the three characterisations are equivalent. To gain confidence in the proposed semantics, the more concrete operational model has been reviewed by NVIDIA experts, a major vendor of RDMA systems, and we have empirically validated the declarative formalisation on various subtle litmus tests by extensive testing. We believe that this work is a necessary initial step for formally addressing RDMA-based systems by proposing language-level models, verifying their mapping to hardware, and developing reasoning techniques for concurrent RDMA programs.

CCS Concepts: • Software and its engineering → Formal language definitions; • Theory of computation → Program semantics; Distributed computing models; • Hardware → Testing with distributed and parallel systems.

Additional Key Words and Phrases: RDMA, Operational Semantics, Declarative Semantics, x86-TSO

ACM Reference Format:

Guillaume Ambal, Brijesh Dongol, Haggai Eran, Vasileios Klimis, Ori Lahav, and Azalea Raad. 2024. Semantics of Remote Direct Memory Access: Operational and Declarative Models of RDMA on TSO Architectures. *Proc. ACM Program. Lang.* 8, OOPSLA2, Article 341 (October 2024), 68 pages. <https://doi.org/10.1145/3689781>

1 INTRODUCTION

Remote direct memory access (RDMA) technologies such as *InfiniBand* and *RDMA over Converged Ethernet* (RoCE) enable a machine to have *direct* read/write access to the memory of another machine over a network, bypassing the operating systems of both machines. This way, remote reads and writes are performed with far fewer CPU cycles, leading to high-throughput, low-latency

*Corresponding author

Authors' addresses: Guillaume Ambal, Imperial College London, UK, g.ambal@imperial.ac.uk; Brijesh Dongol, University of Surrey, UK, b.dongol@surrey.ac.uk; Haggai Eran, NVIDIA, Israel, haggiae@nvidia.com; Vasileios Klimis, Queen Mary University of London, UK, v.klimis@qmul.ac.uk; Ori Lahav, Tel Aviv University, Israel, orilahav@tau.ac.il; Azalea Raad, Imperial College London, UK, azalea.raad@imperial.ac.uk.

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the owner/author(s).

© 2024 Copyright held by the owner/author(s).

ACM 2475-1421/2024/10-ART341

<https://doi.org/10.1145/3689781>

networking, which is especially useful in massively parallel computer clusters, e.g. for data centres, big data, and scientific computation. Thanks to implementations that offer higher performance at a comparable cost over traditional networking infrastructure (e.g. TCP/IP sockets) [Gerstenberger et al. 2018], RDMA has achieved widespread adoption as of 2018 [Shpiner et al. 2017] and has been rapidly adopted in modern data centres.

At the lowest level, RDMA networks directly interact with the hardware through calls to read (get) and write (put) operations to remote memory locations. As a result, programming RDMA systems is conceptually similar to shared memory systems of existing hardware architectures such as Intel-x86 or ARM. A key difference, however, is that when a machine encounters a remote operation, the CPU forwards it onto the *network interface card* (NIC), which subsequently handles the remote operation and its associated memory accesses without further CPU involvement.

There is a wide range of RDMA implementations, starting from the Virtual Interface Architecture (VIA) [Dunning et al. 1998], later adapted by InfiniBand [IBTA 2022] and RoCE [InfiniBand Trade Association (IBTA) 2018]. Other standards include iWarp [Recio et al. 2007] and Omni-Path [Birrittella et al. 2015]. Some transfer technologies without NICs, such as FireWire [Anderson 1999], can also be considered RDMA, but they do not scale to wide networks. In most implementations, an RDMA NIC implements the transport in hardware and is controlled by software through APIs such as Verbs [linux-rdma 2018] or libfabric [OpenFabrics 2016]. A NIC typically connects to the host CPU through an internal server fabric such as PCIe, though in some cases the NIC and compute cores can be more tightly integrated, e.g. in academic proposals [Novakovic et al. 2014] and in DPUs [NVIDIA Corporation 2021]. In addition, there have been proposals for next-gen fabrics to replace PCIe (e.g. CXL [Van Doren 2019]).

Our focus here is on the IB Verbs model defined by IBTA [2022], using PCIe as the internal fabric. It was designed for InfiniBand and reused for RoCE, the two most popular RDMA technologies. While the specification for the iWarp protocol is slightly more permissive, its main implementation (libfabric) follows the stronger semantics presented here. Lastly, the more recent Omni-Path fabric also has legacy support for IB Verbs.

The performance gains of RDMA, as well as its wide range of implementations, have led to a surge of both theoretical and practical RDMA research [Aguilera et al. 2019; Dan et al. 2016; Wei et al. 2015; Zhu et al. 2015]. However, as we discuss below, programming RDMA systems *correctly* is not straightforward, and the RDMA community would benefit greatly from formal models and rigorous techniques for reasoning about RDMA programs.

A key challenge lies in understanding the different degrees of concurrency and their interaction thereof. More concretely, a program may comprise threads that run over multiple nodes (machines) over the network (inter-node concurrency), with each node itself executing several threads (intra-node concurrency). As such, to understand the behaviour of a concurrent RDMA program, one must understand how remote and local operations on different nodes interact with one another. The problem is that local operations are handled by the CPU, while remote operations are handled by the NIC independently and in *parallel* to other CPU operations. Consequently, two sequential operations may not be executed in the intended (program) order, leading to surprising outcomes.

To understand the behaviour of RDMA programs, we must understand the order in which CPU and remote operations are executed, how they may be *reordered*, and how and when their effects are made visible to concurrent threads, be they on the same or different nodes. Specifically, much in the same way that the semantics of multi-processor hardware architectures such as Intel-x86, POWER, and ARM have been described via *formal consistency models* (a.k.a. *memory models*) [Alglave et al. 2021, 2014; Cho et al. 2021; Mador-Haim et al. 2012; Pulte et al. 2018, 2019; Raad et al. 2022; Raad and Vafeiadis 2018; Raad et al. 2020b, 2019b; Sarkar et al. 2011; Sewell et al. 2010], we should ideally describe the semantics of RDMA programs *formally*. Such formal models not only provide a rigorous

underpinning for reasoning about the behaviour of programs, they have also been historically successful at identifying mistakes and ambiguities in the existing hardware reference manuals, as well as compilation bugs [Alglaive et al. 2021, 2014; Lahav et al. 2017; Pulte et al. 2018; Raad et al. 2020b].

Unfortunately, the existing literature includes next to no work on the formal semantics of RDMA programs. Indeed, to our knowledge, the coreRMA model by Dan et al. [2016] is the only one to offer a formal description of RDMA programs. However, this work has four key shortcomings.

First, coreRMA assumes that CPU concurrency on each node is governed by the *sequential consistency* (SC) [Lamport 1979] model. This is an unrealistic assumption as no existing CPU architecture supports SC by default, and the two mainstream CPU architectures, Intel-x86 and ARM, are both subject to weaker models that exhibit behaviours not possible under SC. This is a significant gap since Intel-x86 and ARM architectures are ubiquitous.

Second, coreRMA describes the semantics *only declaratively* (i.e. via execution graphs that are subject to a set of axioms stipulating the absence of certain cycles in the graphs) and *not operationally* (via transitions that describe how the underlying hardware processes each operation and manipulates the memory). While declarative models are common in the literature of weak memory models and are more concise, operational models provide a more intuitive account of the hardware guarantees (as they prescribe a step-by-step mechanism for producing the behaviours of a program). Moreover, having two characterisations is useful not only for ensuring the accuracy of the formalism, but also because each formulation may be more useful for establishing different results. In particular, operational models are better suited for underpinning program logics and checking the reachability of an erroneous configuration and/or robustness for finite-state programs with loops (e.g. [Abdulla et al. 2021; Bouajjani et al. 2013; Lahav and Boker 2020]).

Third, the coreRMA authors have failed to *validate* their model against existing implementations in that they could not observe *any* of the weak behaviours allowed by coreRMA on existing implementations. That is, they could not practically justify the weakness of coreRMA.

Fourth and most importantly, as we discuss in detail in §6, coreRMA is not faithful to the RDMA specification [IBTA 2022] and departs from it in three different ways. In particular, coreRMA is neither stronger nor weaker than the specification, meaning that it admits certain behaviours disallowed by the specification, while prohibiting others allowed by the specification.

To close these gaps, we present RDMA^{TSO} , the *first* formal semantics of RDMA programs in the context of the x86 architecture, which implements the TSO model [Sewell et al. 2010]. We describe RDMA^{TSO} both *operationally* and *declaratively* and prove that the two are *equivalent*. Specifically, we first develop *two operational models* of RDMA^{TSO} : (1) a *concrete* model, reflecting the hardware structure for propagating data across the network; and (2) a *simplified* model, abstracting away the hardware details, resulting in a cleaner model. We prove that our two operational characterisations of RDMA^{TSO} are equivalent and mechanise our proof in Coq. We then present a declarative model of RDMA^{TSO} and show that it is equivalent to our simplified (and thus also concrete) operational model.

We have developed RDMA^{TSO} in close collaboration with engineers at NVIDIA, the largest manufacturer of networking products worldwide (after acquiring Mellanox in 2019). In particular, we have discussed all weak behaviours admitted by RDMA^{TSO} with the engineers and have reflected the hardware justification for such behaviours in our concrete semantics. To further increase confidence in the fidelity of RDMA^{TSO} to the specification, we have *empirically validated* it via extensive testing on existing implementations. More specifically, through our empirical validation we have managed to establish that (1) RDMA^{TSO} is *not too strong*: we did not observe any of the behaviours prohibited by RDMA^{TSO} on existing implementations; and (2) RDMA^{TSO} is *not too weak*: we managed to observe *almost all* weak behaviours allowed by RDMA^{TSO} , on existing implementations, and in the few cases where we did not observe a weak behaviour allowed by RDMA^{TSO} , the engineers at NVIDIA

$x = y = 0$	$x = y = 0$	$x = y = 0$	$x = y = 0$
$x := 1$ $a := y$	$y := 1$ $b := x$	$x := 1$ $y := 1$ mfence $a := y$	$b := x$ $y := 1$
(a) $a = b = 0$ ✓	(b) $a = b = 0$ ✗	(c) $a = b = 1$ ✗	(d) $a = 1, b = 0$ ✗

Fig. 1. TSO litmus tests for CPU concurrency, where locations x, y are accessed by all threads, while locations a, b are accessed by one thread only, and $x = y = 0$ on the first line denotes that x, y initially hold value 0.

confirmed that current implementations explicitly do not utilise the weakness admitted by the RDMA specification (see §5).

Contributions and Outline. In §2 we present an intuitive account of RDMA^{TSO} through a number of examples. In §3 we present our concrete and simplified operational semantics of RDMA^{TSO} and show that they are equivalent. In §4 we present our declarative semantics of RDMA^{TSO} and show that it is equivalent to our simplified operational semantics. In §5 we describe how we empirically validated RDMA^{TSO} through extensive litmus testing. We discuss related and future work in §6.

Additional Material. The full proofs of all stated theorems are given in the accompanying appendix and Coq development [Ambal et al. 2024]. We provide the executable RDMA code (in machine-readable format) and detailed instructions for replicating our experiments and analysing our litmus tests [Ambal et al. 2024].

2 OVERVIEW

We present an account of the formal RDMA semantics, RDMA^{TSO} , through a number of examples. We model concurrent programs running over a network of machines, and hereafter refer to each machine on the network as a *node*. In our setting, the semantics of a concurrent program and thus its possible weak behaviours are determined by two factors: (1) the *origin* of the threads, i.e. whether all threads originate from (are forked by) the same node and thus the concurrency is *intra-node* (within one node), or they originate from several nodes and thus concurrency is *inter-node* (across two or more nodes); and (2) the *memory* targeted by the threads, i.e. whether each thread accesses its own local memory (on the same node), that of other nodes, or a combination thereof.

Litmus Test Outcome Notation. In the remainder of this article, as well as in the technical appendix, we present small representative examples (known as litmus tests in the literature) to illustrate whether an outcome is allowed by a given model (e.g. in Fig. 1, Fig. 2 and Fig. 3), and annotate a given outcome with: (1) ✓, to denote that the outcome is *allowed* by the model *and observed* in practice (in our empirical validation); (2) ✓*, to denote that the outcome is *allowed* by the model *and not observable* in practice; (3) ✗, to denote that the outcome is *disallowed* by the model *and not observed* in practice. See §5 or §A for more details.

CPU Concurrency and TSO. Existing work on RDMA semantics [Dan et al. 2016] assumes that CPU concurrency on each node is governed by the strong and unrealistic *sequential consistency* (SC) model [Lamport 1979]. We relax this assumption here and instead model each node as an x86 machine, subject to the TSO memory model [Sewell et al. 2010] introduced by the SPARC architecture [SPARC 1992]. Under TSO, a later read (in program order) can be reordered before an earlier write on a different location. This is illustrated in the *store buffering* example of Fig. 1a, where x and y denote locations accessed by both threads, while a and b denote locations accessed by

<table border="1"><tr><td>$x = 0$</td><td>$z = 0$</td></tr></table>	$x = 0$	$z = 0$	<table border="1"><tr><td>$x = 0$</td><td>$z = 0$</td></tr></table>	$x = 0$	$z = 0$	<table border="1"><tr><td>$x = 0$</td><td>$z = 0$</td></tr></table>	$x = 0$	$z = 0$	<table border="1"><tr><td>$x = 0$</td><td>$z = 0$</td></tr></table>	$x = 0$	$z = 0$	<table border="1"><tr><td>$x = 0$</td><td>$z = 1$</td><td>$y = 2$</td></tr></table>	$x = 0$	$z = 1$	$y = 2$
$x = 0$	$z = 0$														
$x = 0$	$z = 0$														
$x = 0$	$z = 0$														
$x = 0$	$z = 0$														
$x = 0$	$z = 1$	$y = 2$													
$x := 1$		$z^2 := x$		$x := 1$											
$z^2 := x$		$x := 1$		$x := z^2$											
		$\text{poll}(2)$		$x := y^3$											
		$x := 1$													
(a) $z = 0 \text{ } \cancel{x}$	$z = 1 \checkmark$	(b) $z = 0 \checkmark$	$z = 1 \checkmark$	(c) $z = 0 \checkmark$											
				$z = 1 \text{ } \cancel{x}$											
				(d) $z = 0 \checkmark$											
				$z = 1 \checkmark$											
				(e) $x = 1 \checkmark$											
				$x = 2 \checkmark$											

Fig. 2. Sequential RDMA litmus tests (excerpt), where each column (separated by \parallel) denotes a distinct node, the statement on the top line of each column denotes the initial values of locations, and the statements in the caption express whether each outcome is allowed by RDMA^{TSO} and observed in practice (✓), or disallowed by RDMA^{TSO} and not observed in practice (✗); i.e. we have empirically validated all outcomes shown.

one thread only.¹ Specifically, the reads $a := y$ and $b := x$ can respectively be reordered before the writes $x := 1$ and $y := 1$, allowing them to read the initial value 0 from y and x , yielding $a = b = 0$ at the end of execution. Note that this weak behaviour is not allowed under the stronger SC model as SC admits no instruction reordering.

To prevent such write-read reordering, one can use an mfence as in Fig. 1b: mfence instructions cannot be reordered in either direction, and thus the weak behaviour shown is no longer possible. Indeed, other than write-read reordering, TSO admits no other reorderings and thus other weak behaviours, e.g. *load buffering* in Fig. 1c and *message passing* in Fig. 1d are prohibited under TSO.

Remote Direct Memory Access (RDMA). RDMA allows one to build a network of communicating nodes (machines), where each node can *directly* access remote memory (of other nodes) through its network interface card (NIC). RDMA networks are programmed via operations that read from and write to remote memory, as well as various synchronisation operations. As such, programming RDMA networks is conceptually similar to shared memory systems such as TSO.

To distinguish remote (RDMA) operations from CPU ones, we refer to RDMA reads and writes as *get* and *put* operations, respectively. Moreover, to distinguish local and remote memory locations, we write x^n for a memory location on a remote node n , and write x for a memory location on the current local node. A put operation is of the form $x^n := y$, and consists of reading from a local memory location y (referred to as a ‘NIC local read’) and writing to a remote memory location x on node n (a ‘NIC remote write’ or simply a ‘remote write’). Similarly, a get operation is of the form $x := y^n$, and consists of reading from a remote memory location y on node n (a ‘NIC remote read’ or a ‘remote read’) and writing to a local memory location x (a ‘NIC local write’). We write \bar{n} to identify a node other than n . When a thread on local node n issues a remote operation to be executed on remote node \bar{n} , we denote this by stating that the operation is *by n towards \bar{n}* .

Sequential (Single-Threaded) RDMA^{TSO} Behaviours. When a thread issues a put or get operation, it is handled by the NIC subsystem (and its associated queue pairs and buffers as shown

¹In our general model, all memory locations are shared and thus can be accessed by all threads both locally (on the same node) and remotely. However, for better readability, we follow the convention of naming locations accessed by multiple threads (locally or remotely) as x, y, z and w , while naming locations accessed by a single local thread as a, b, c and d .

in Fig. 4), in contrast to the CPU operations which are handled by the processor subsystem (and its associated store buffers). As such, the interaction between CPU and remote operations lead to further behaviours even within a *sequential* (single-threaded) program. We demonstrate this in the examples of Fig. 2, where each column represents a distinct node, numbered from 1 onwards. For instance, the example in Fig. 2a comprises a single thread on node 1 (the left-most column) that writes to the local location x ($x := 1$) and puts x towards the remote location z on node 2 ($z^2 := x$).

Intuitively, when a thread t on n issues remote operations towards node \bar{n} , one can view these remote operations as if being executed by a thread running *in parallel* to t . As such, when a remote operation *follows* a CPU one, the order of the two operations is preserved since the parallel thread is spawned only after the CPU operation is executed. This is illustrated in Fig. 2a: as $z^2 := x$ follows $x := 1$, it observes the $x := 1$ write and thus puts value 1 to z ; i.e. outcome $z = 0$ is not permitted.

By contrast, when a remote operation *precedes* a CPU one, the remote operation is performed by a ‘separate thread’ run in parallel to the later CPU operation in the main thread, and thus may execute before or after the CPU operation, meaning that in the latter case the execution order is not preserved. This is illustrated in Fig. 2b, where the earlier $z^2 := x$ may execute (be reordered) after the later $x := 1$, and thus both $z = 0$ and $z = 1$ outcomes are possible.

Therefore, before using the result of a get or reusing the memory location of a put, it may be desirable to avoid such reordering and to wait for the remote operation to complete. This can be done through a CPU *poll* operation, $\text{poll}(n)$, that blocks until the *earliest* (in program order) remote operation towards node n has completed.² This is shown in Fig. 2c, obtained from Fig. 2b by inserting a poll after the remote operation: $\text{poll}(2)$ waits for $z^2 := x$ to complete before proceeding with $x := 1$, and thus $z^2 := x$ can no longer be reordered after $x := 1$, prohibiting the $z = 1$ outcome.

Note that each $\text{poll}(n)$ waits for *only one* (the earliest in program order) and *not all* pending remote operation towards n to complete. This allows for more efficient and fine-grained control over remote operations, but requires some care. For instance, consider the example in Fig. 2d, where $\text{poll}(2)$ blocks until the *first* $z^2 := x$ is complete, and thus the second $z^2 := x$ operation can be reordered after the later $x := 1$, once again allowing for the $z = 1$ outcome.

Two remote operations towards *different* nodes are fully independent and can execute in either order (as if within two separate threads). For instance, the two get operations in Fig. 2e can execute in either order, and thus the final value of x may be either that of z ($x = 1$ outcome) or that of y (the $x = 2$ outcome). Similarly, Fig. 2f has two possible outcomes. The only way to enforce the execution order is polling the first remote operation before running the second.

The ordering guarantees on remote operations towards the *same* node are stronger and only certain reorderings are allowed. Recall that a remote (NIC) put operation $x^n := y$ comprises two steps: a NIC local read (obtaining the value of y) and a NIC remote write (writing the value of y to x^n). Similarly, a remote get operation $x := y^n$ comprises two steps: a NIC remote read (obtaining the value of y^n) and a NIC local write (writing the value of y^n to x). Intuitively, for remote operations on a given location x , these four steps mandate a *precedence* which in turn determines whether they can be reordered. Specifically, the four steps described above give way to the following precedence order: i) NIC local read; ii) NIC remote write; iii) NIC remote read; iv) NIC local write.

If a step with a higher precedence (e.g. a NIC local read) is in program order before one with a lower precedence (e.g. a NIC local write), then their order is preserved and they cannot be reordered; otherwise the order is not necessarily preserved and these steps can be reordered. For instance, in the Fig. 2g example, the earlier NIC local read on x (in $z^2 := x$) has a higher precedence than the

²In the Verbs API, $\text{poll}(n)$ returns a value denoting whether the operation being polled has completed and does not block the execution. However, it is common practice for calls to poll to be placed in a spin loop that returns only when the operation is completed, hence blocking the execution. Here, we model this common pattern with stronger behaviours.

$y=0$	$x=0$	$x=0$	$y=0$	$x=0$	$y=0$	$y=0$	$x=0$	$y=w=0$	$x=z=0$
$x^2 := 1$	$y^1 := 1$	$a := y^2$	$b := x^1$	$a := y^2$	$b := x^1$	$x^2 := 1$	$y^1 := 1$	$x^2 := 1$	$y^1 := 1$
$a := y$	$b := x$	$x := 1$	$y := 1$	$\text{poll}(2)$	$\text{poll}(1)$	$\text{poll}(2)$	$\text{poll}(1)$	$\text{poll}(2)$	$\text{poll}(1)$

(a) $a=b=0$ ✓(b) $a=b=1$ ✓(c) $a=b=1$ ✗(d) $a=b=0$ ✓*(e) $a=b=0$ ✗

Fig. 3. Concurrent RDMA litmus tests (excerpt). The annotations in the captions indicate the given outcome is allowed by RDMA^{TSO} and *observed* in our empirical validation (✓), allowed by RDMA^{TSO} and *not observable* in practice (✓*), or disallowed by RDMA^{TSO} and *not observed* in our validation (✗). That is, we have empirically validated all outcomes shown, except that in (d), which is due to the underlying implementation explicitly not utilising the weakness admitted by the specification – see §5 or §A for more details.

later NIC local write on x (in $x := y^2$), and thus the order of these steps on x is preserved; i.e. the old value (1) of x is written to z^2 leading to the $z = 1$ outcome, and the $z = 0$ outcome is disallowed.

By contrast, in the Fig. 2h example, the earlier NIC local write on x (in $x := y^2$) has a lower precedence than the later NIC local read on x (in $z^2 := x$) and thus the two steps can be reordered. Besides the SC outcome ($z = 0$), the program might execute the NIC local read on x before the NIC local write on x , thereby reading the initial value 1 from x and writing it to z (outcome $z = 1$).

As before, the reordering of the two remote operations in Fig. 2h can be prevented by polling the first operation before the second operation. However, polling is costly as it leads to global blocking: it blocks the current thread *both* on the CPU and the NIC towards *all* nodes (i.e. the current thread cannot execute any remote operations on *any* node). Alternatively, we can use a *remote fence*³ operation, $\text{rfence}(n)$, that blocks the current thread *only* on the NIC and *only* towards node n . (i.e. the thread cannot execute any remote operations towards n , but can execute both on the CPU as well as on the NIC towards nodes other than n). This in turn ensures that earlier (in program order) remote operations by the thread towards n (those before the fence) are executed before later remote operations towards n (those after the fence). This is illustrated in Fig. 2i, obtained from Fig. 2h by inserting $\text{rfence}(2)$ between the two remote operations towards node 2, thereby ensuring that they are executed in order, and thus $z = 1$ is no longer possible.

Concurrent (Multi-threaded) RDMA^{TSO} Behaviours. The real power of RDMA comes from multiple programs running on different nodes. This introduces a wide range of weak behaviours, as we describe below. A network can comprise several nodes, each running several concurrent threads. Here, we focus on a few examples each with two nodes, with each node comprising a single thread.

The store buffering behaviour due to the TSO model discussed in Fig. 1a is also possible in the RDMA setting, i.e. when locations x and y are on two different nodes, as shown in Fig. 3a. Moreover, further weak behaviours not possible under TSO, e.g. load buffering in Fig. 1c, are permitted in the RDMA setting, as shown in Fig. 3b. As before, this can be intuitively justified by conceptually viewing the remote operations in each thread as being executed by a separately spawned thread.

Most weak behaviours such as load buffering in Fig. 3b can be prevented by polling the remote operations as needed, as shown in Fig. 3c. Specifically, the poll operations in Fig. 3c await the completion of the preceding get operations, and thus the earlier get operations cannot be reordered after the later writes, thus prohibiting the weak behaviour $a=b=1$. However, a notable exception to this is the store buffering weak behaviour which cannot be prevented even when polling the

³For InfiniBand Verbs, this remote fence is not an independent operation but a flag that can be set on the later operation.

remote operations, as shown in Fig. 3d. This is because the specification of polling offers different guarantees for get and put operations. Specifically, polling a get operation $a := x^2$ offers a strong guarantee and behaves intuitively: polling ensures that the get operation is complete (i.e. the value of x^2 is fetched from node 2), and the executing thread performs the associated NIC local write on a before marking the operation as complete and proceeding with the remainder of the execution. By contrast, polling a put operation $x^2 := 1$ offers a weaker guarantee: when sending value 1 towards node 2 to be put in x^2 , the remote NIC merely *acknowledges* having received the data (value 1), but this data may still reside in a *buffer* (i.e. the PCIe fabric) of the remote node, *pending* to be written to the remote memory. Polling a put operation then simply awaits the acknowledgement of the data receipt and not its full completion (the data being written to memory). As such, it is possible to poll a put operation successfully before the associated remote write has fully completed. In the case of store buffering in Fig. 3d, it is possible for both poll operations to complete before the values of x and y are updated (to 1) in memory, and thus for the later reads to read their old values (0). However, note that existing implementations on current hardware (including ones against which we validated our model,) do not utilise this flexibility admitted by the specification. As such, the weak behaviour in Fig. 3d is not observable in practice, and thus we could not observe them in our validation effort (as indicated by \checkmark^*) – see §5. Nevertheless, since our aim is to capture the *specification* and not the *implementation*, we have modelled RDMA^{TSO} to allow this weak behaviour.

The behaviours discussed thus far all hold of the general RDMA specification [IBTA 2022] as well as the PCIe standard [PCI-SIG 2022]. However, in certain cases the PCIe standard offers stronger guarantees than those delineated by the RDMA specification. In particular, PCIe does not allow a read to fetch a pending value that has not yet been committed to memory. As such, a NIC remote read *flushes* (commits) all pending NIC remote writes to memory, while a NIC local read flushes all pending NIC local writes to memory. Interestingly, we can use this guarantee to prevent weak behaviours such as store buffering (which, in theory, cannot be prevented even via polling). Specifically, recall that polling a put only ensures that the data transmitted has reached the remote node and may not have yet been committed to its memory. However, by polling a later get (towards the same remote node) we can ensure the previous NIC remote writes (including that of the recently polled put) have been committed to the remote memory. An example of this is shown in Fig. 3e, obtained from Fig. 3d by adding additional gets ($c := z^2$ and $d := w^1$) and subsequently polling them. Reading from z^2 and w^1 in effect flushes the pending NIC remote writes on both nodes, ensuring that the effects of the earlier puts ($x^2 := 1$ and $y^1 := 1$) are committed to memory, which in turn ensures that the later $a := y$ and $b := x$ reads observe the updates on y and x (value 1), thus prohibiting $a = b = 0$.

As mentioned above, this guarantee is PCIe-specific, and not mentioned by the RDMA standard. However, as PCIe is the *de facto* standard for RDMA programming, and since all widely available RDMA hardware is PCIe-compatible, here we opt to model this guarantee, resulting in a stronger model. Nevertheless, in §3 and §4 we also describe how we can weaken our models by removing this guarantee, both in our operational and declarative semantics.

Our aim here was to provide an overview of the weak RDMA behaviours both in the sequential and concurrent settings. We refer the reader to §A for further examples of weak behaviours.

3 RDMA^{TSO} CONCRETE AND SIMPLIFIED OPERATIONAL SEMANTICS

We begin with several preliminary concepts. We present an informal account of our concrete semantics (§3.1), our formal concrete semantics (§3.2) and our equivalent simplified semantics (§3.3).

Nodes and Threads. We consider a system with N nodes (machines) and M threads in total across all machines. Let $\text{Node} = \{1, \dots, N\}$ be the set of *node identifiers*, and $\text{Tid} = \{1, \dots, M\}$ be

the set of *thread identifiers*. We use n and t to range over Node and Tid, respectively. Given a node n , we write \bar{n} to range over $\text{Node} \setminus \{n\}$. Each thread $t \in \text{Tid}$ is associated with a node, written $n(t)$. Note that multiple threads may run on the same node.

Memory Locations. Each node n has a set of *locations*, Loc_n , accessible by all nodes. We define $\text{Loc} \triangleq \biguplus_n \text{Loc}_n$ and $\text{Loc}_{\bar{n}} \triangleq \text{Loc} \setminus \text{Loc}_n$. We use x^n, y^n, z^n and $x^{\bar{n}}, y^{\bar{n}}, z^{\bar{n}}$ to range over Loc_n and $\text{Loc}_{\bar{n}}$, respectively. When the choice of n is clear, we write x for x^n ; similarly for \bar{n} . For clarity, we use distinct location names across nodes, and thus write $n(x)$ for the unique $n \in \text{Node}$ where $x \in \text{Loc}_n$.

Values and Expressions. We assume a set of values, Val , with $\mathbb{N} \subseteq \text{Val}$, and use v to range over Val . We assume a language of expressions over Val and Loc , and elide its exact syntax and semantics (as these are standard). We denote by Exp the set of all expressions and use e to range over Exp . We write $[[e]]$ for the semantic evaluation of a *closed* expression e (i.e. one without any locations), $\text{elocs}(e)$ for the locations in an expression e , and $e[v/x]$ for the expression obtained from e after substituting all occurrences of x by v . We use e^n to range over expressions with $\text{elocs}(e^n) \subseteq \text{Loc}_n$.

Sequential Commands and Programs. *Sequential* programs running on node n are described by the C^n grammar below and include primitive commands (c^n), sequential composition ($C_1^n; C_2^n$), non-deterministic choice ($C_1^n + C_2^n$, executing either C_1^n or C_2^n) and non-deterministic loops (C^n* , executing C^n for a finite, possibly zero, number of iterations). A (concurrent) *program*, P , is a map from thread identifiers to commands, associating each thread $t \in \text{Tid}$ with a command on node $n(t)$.

$$\begin{array}{ll} \text{Comm} \ni C^n ::= \text{skip} \mid c^n \mid C_1^n; C_2^n \mid C_1^n + C_2^n \mid C^n* & \text{PComm} \ni c^n ::= cc^n \mid rc^n \\ \text{CComm} \ni cc^n ::= x := e^n \mid \text{assume}(x = v) \mid \text{assume}(x \neq v) \mid \text{mfence} \mid x := \text{CAS}(y, e_1, e_2) \mid \text{poll}(\bar{n}) \\ \text{RComm} \ni rc^n ::= x := \bar{y} \mid \bar{y} := x \mid \text{rfence}(\bar{n}) \end{array}$$

Primitive commands include *CPU* (cc^n) and *RDMA* (rc^n) operations. A CPU operation on n may be a no-op (skip), an assignment to a local location ($x := e$), an assumption on the value of a local location ($\text{assume}(x = v)$ and $\text{assume}(x \neq v)$), a memory fence (mfence), an atomic CAS ('compare-and-set') operation ($x := \text{CAS}(y, e_1, e_2)$), or a 'poll', $\text{poll}(\bar{n})$, that awaits the completion notification of the earliest put/get that is pending (not yet acknowledged). An RDMA operation may be (i) a 'get', $x := \bar{y}$, reading from remote location \bar{y} and writing the result to local location x ; (ii) a 'put', $\bar{y} := x$, reading from local location x and writing the result to remote location \bar{y} ; or (iii) an 'RDMA fence', $\text{rfence}(\bar{n})$, which ensures that all later (in program order) RDMA operations towards \bar{n} will await the completion of all earlier RDMA operations towards \bar{n} . Note that $\text{poll}(\bar{n})$ is executed by the CPU and blocks its thread (and prevents the requests of later remote operations), while $\text{rfence}(\bar{n})$ blocks the NIC for the execution of remote operations towards node \bar{n} . In what follows, we write $\bar{x} := 1$ as a shorthand for $\bar{x} := a$ for some local location a containing value 1.

3.1 RDMA^{TSO} Concrete Operational Semantics at a Glance

RDMA^{TSO} Architecture and CPU Operations. Conceptually, the RDMA^{TSO} architecture is as shown at the top-right of Fig. 4, where for brevity we depict two nodes, each comprising (1) m threads and their associated FIFO (first-in-first-out) *store buffers*; (2) a network interface card (NIC) and its PCIe root complex; and (3) the memory. Store buffers are used to model write-read reordering on TSO, which account for the weak behaviour in Fig. 1a. Specifically, executing a write on TSO comprises two steps: (i) when a thread issues a write, the write is only recorded in its store buffer; (ii) writes in the buffer are debuffered (in FIFO order) and propagated to the local memory at a later point. When a thread issues a read from a location x , it first consults its own store buffer. If it contains a write for x , the thread reads the value of the latest such write; otherwise, the thread reads the value of x from its local memory. In other words, one can model the reordering of a write w




Fig. 4. RDMA^{TSO} architecture overview (top, right); a possible RDMA network configuration with three nodes and four threads (left); the queue-pair structure (below, right)

	$y^{\bar{n}} := x^n$	$y^{\bar{n}} := v$	ack_p	$x^n := y^{\bar{n}}$	$x^n := v$	cn	$\text{rfence } \bar{n}$
$b \in \text{SBuff}$	✓			✓	✓		✓
req_L	✓			✓			✓
in_R		✓		✓			
wb_R		✓					
out_R			✓	✓	✓		
rsp_L			✓		✓		
wb_L					✓	✓	

Fig. 5. The types of entries in the store buffers (b) of a thread on n and its six buffers on the \bar{n} -queue pair

after a later read r by *delaying* the debuffering of w until after r has executed. Moreover, executing an `mfence` or a `CAS` debuffers all its delayed writes in the store buffer and propagates them to memory (in FIFO order), thus preventing write-read reordering. That is, the only *CPU* operations that a store buffer contains are delayed writes. We describe the execution of polls shortly.

Remote Operations and Queue Pairs. To model the communication between the nodes, each thread t has a distinct *queue pair* for each remote node whose memory t accesses. For instance, the network configuration in the left of Fig. 4 comprises three nodes with four threads and with the queue pairs depicted as ‘horse-shoes’, where e.g. thread T2 in the bottom left node accesses the memories of the other two nodes, and it does so through two distinct queue pairs shown underneath T2. We refer to the queue pair of a thread towards node \bar{n} as its \bar{n} -queue pair.

The details of a queue-pair structure is shown at the bottom-right of Fig. 4, where each queue pair of thread t is connected to the store buffer of t . As shown, an \bar{n} -queue pair comprises six FIFO buffers— req_L , in_R , wb_R , out_R , rsp_L , and wb_L —that we describe below. A queue pair contains *pending* operations if any of its in_R , out_R or rsp_L components is non-empty. The types of the entries in each of the six buffers of a queue pair is also summarised in Fig. 5.

Recall that a remote operation rc^n may either be a get, put or remote fence instruction. When t executes a remote operation rc^n towards node \bar{n} , it adds rc^n to its store buffer. That is, as well as *CPU* (delayed) writes, a store buffer may contain remote (get, put and fence) operations. Once rc^n is debuffered from the store buffer, it is forwarded to its \bar{n} -queue pair, where it travels through the queue-pair pipeline and is processed differently depending on the type of rc^n , as we describe below.

Request Buffers (req_L). The req_L is the entry point of the queue pair, containing remote requests that are to be forwarded. It comprises a sequence of remote get, put and fence operations to be handled by the local NIC. When an entry rcⁿ reaches the head of req_L, it is processed as follows. (1) If rcⁿ is a get, then it is simply forwarded to the remote inbox in_R. (2) If rcⁿ is a put $x^{\bar{n}} := y$, then the value v of y is looked up in the local memory and $x^{\bar{n}} := v$ is forwarded to in_R; i.e. y in $x^{\bar{n}} := y$ is replaced with its current in-memory value. (3) If rcⁿ is a remote fence, then the execution on the queue pair is blocked until it has no pending operations, i.e. in_R, out_R and rsp_L are all empty.

Inbox Buffers (in_R). The in_R contains requests forwarded by req_L that are to be processed by \bar{n} , i.e. each req_L entry is either a get or a put with a value (of the form $y^{\bar{n}} := v$). Processing a put $y^{\bar{n}} := v$ (once at in_R head) forwards it to the remote write-back buffer wb_R and also sends a *put acknowledgement*, ack_p, to out_R. Processing a get $x := y^{\bar{n}}$ (once at in_R head) does not immediately fetch the y value from the \bar{n} memory; rather, it forwards it to out_R to be fulfilled later in out_R.

Outbox Buffers (out_R). The out_R buffer contains requests processed or forwarded by in_R, and thus each entry in out_R is either a put acknowledgement (ack_p), a get operation $x := y^{\bar{n}}$ *yet to be fulfilled*, or a *fulfilled* get $x := v$. An acknowledgement or a fulfilled get is processed when it reaches the head of out_R, whereupon it is simply forwarded to rsp_L. By contrast, a yet-to-be-fulfilled get $x := y^{\bar{n}}$ may be fulfilled at *any time* (before reaching the out_R head), where the value v of y is fetched from the memory of \bar{n} , and $x := y^{\bar{n}}$ is transformed to the fulfilled get $x := v$ and left in out_R. This fulfilled get is later processed once it reaches the head of out_R, as described above.

Remote Write-Back Buffers (wb_R). The wb_R buffer contains requests forwarded by in_R, and thus each entry in wb_R is a put operation with a value (of the form $y^{\bar{n}} := v$). Processing $y^{\bar{n}} := v$ (at the head of wb_R) simply removes it from wb_R and writes v to y in the memory of \bar{n} .

Response Buffers (rsp_L). The rsp_L buffer contains processed requests forwarded by out_R, and thus each entry in rsp_L is either an ack_p, acknowledging a processed put, or a fulfilled get. Processing each rsp_L entry (once at the head of rsp_L) generates a *completion notification*, cn, which is used to serve poll requests, as we describe shortly. Specifically, processing ack_p simply removes it from rsp_L and forwards a completion notification to wb_L. Analogously, processing a fulfilled get $x := v$ simply forwards $x := v$ together with a completion notification to wb_L.

Local Write-Back Buffers (wb_L). The wb_L buffer contains processed requests forwarded by rsp_L; i.e. each entry in wb_L is either a completion notification (cn, associated with processed gets and puts), or a fulfilled get (of the form $x := v$). Processing a fulfilled get $x := v$ simply removes it and writes v to x in the local memory. A completion notification is left in the wb_L and is only removed when the associated get/put operation is polled, as we describe below.⁴

Poll Operations. Once a get enters req_L, it progresses through the pipeline as follows. (G₁) it is forwarded to in_R; (G₂) it is forwarded to out_R without being fulfilled; (G₃) it is fulfilled at some point while in out_R; (G₄) it is forwarded to rsp_L; (G₅) it is forwarded to wb_L together with a completion notification (cn); and (G₆) it is removed from wb_L and its effect is written to memory.

Similarly, once a put operation $x^{\bar{n}} := y$ enters the queue-pair pipeline it proceeds as follows. (P₁) it is simplified to $x^{\bar{n}} := v$ (where v is the value of y in the local memory) and forwarded to in_R; (P₂) it is forwarded to wb_R and simultaneously an acknowledgement ack_p is forwarded to out_R; (P₃) its wb_R entry is eventually removed and applied to the remote memory; its associated ack_p in out_R (P₄) is forwarded to rsp_L; and (P₅) later forwarded to wb_L as cn.

⁴In some implementations, write-back buffers (wb_L and wb_R) of different queue pairs may physically use the same hardware buffers in the PCIe fabric. This does not introduce any additional weak behaviours.

Program transitions: $\text{Prog} \xrightarrow{\text{Tid:Lab} \cup \{\varepsilon\}} \text{Prog}$	Command transitions: $\text{Comm} \xrightarrow{\text{Lab} \cup \{\varepsilon\}} \text{Comm}$
$\text{Lab} \triangleq \bigcup_n \text{Lab}_n$	$l \in \text{Lab}_n \triangleq \begin{cases} \text{1W}(x^n, v), \text{1R}(x^n, v), \text{CASS}(x^n, v_1, v_2), \text{CASF}(x^n, v), \\ \text{F}, \text{P}(\bar{n}), \text{Get}(x^n, y^n), \text{Put}(y^n, x^n), \text{rF}(\bar{n}) \end{cases} \quad \begin{cases} x, y \in \text{Loc}, \\ v, v_1, v_2 \in \text{Val} \end{cases}$
$C_1 \xrightarrow{l} C'_1$	
$C_1; C_2 \xrightarrow{l} C'_1; C_2$	$\text{skip}; C \xrightarrow{\varepsilon} C$
$C \rightsquigarrow C'$	$\frac{i \in \{1, 2\}}{C_1 + C_2 \xrightarrow{\varepsilon} C_i^n}$
$C \xrightarrow{\varepsilon} C'$	$\frac{\text{elocs}(e) = \emptyset}{x := e \xrightarrow{\text{1W}(x, [[e]])} \text{skip}}$
	$\frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset \quad v \neq [[e_{\text{old}}]]}{z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \xrightarrow{\text{CASF}(x, v)} z := v}$
$\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset$	
$z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \xrightarrow{\text{CASS}(x, [[e_{\text{old}}]], [[e_{\text{new}}]])} z := [[e_{\text{old}}]]$	$\text{mfence} \xrightarrow{\text{F}} \text{skip}$
$\bar{y} := x \xrightarrow{\text{Put}(\bar{y}, x)} \text{skip}$	$\text{rfence } \bar{n} \xrightarrow{\text{rF}(\bar{n})} \text{skip}$
$\text{assume}(x = v) \xrightarrow{\text{1R}(x, v)} \text{skip}$	$\text{poll}(\bar{n}) \xrightarrow{\text{P}(\bar{n})} \text{skip}$
	$v \neq v'$
	$\frac{\text{assume}(x \neq v') \xrightarrow{\text{1R}(x, v)} \text{skip}}{\frac{\text{P}(t) \xrightarrow{l} C}{\text{P} \xrightarrow{t:l} \text{P}[t \mapsto C]}}$
$x := e \rightsquigarrow \text{assume}(y = v); x := e[[v/y]]$	for $y \in \text{elocs}(e), v \in \text{Val}$
$z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \rightsquigarrow \text{assume}(y = v); z := \text{CAS}(x, e_{\text{old}}[[v/y]], e_{\text{new}})$	for $y \in \text{elocs}(e_{\text{old}}), v \in \text{Val}$
$z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \rightsquigarrow \text{assume}(y = v); z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}[[v/y]])$	for $y \in \text{elocs}(e_{\text{new}}), v \in \text{Val}$

Fig. 6. The RDMA^{TSO} program and command transitions

That is, both get and put operations result in a completion notification (cn) when complete. Indeed, this is precisely why we record an acknowledgement for each put: the ack_p serves as a placeholder for a processed put, so that we can generate an associated notification when complete.

Recall that $\text{poll}(\bar{n})$ awaits the completion of the earliest unpolled get/put towards \bar{n} . To achieve this, completion notifications are left in wb_L until polled. Executing $\text{poll}(\bar{n})$ can proceed if the head of wb_L of the \bar{n} -queue pair is a cn entry, in which case this cn entry (the earliest in FIFO order) is removed. If \bar{n} - wb_L is empty or its head is a write entry, then the execution of $\text{poll}(\bar{n})$ is blocked.

3.2 RDMA^{TSO} Concrete Operational Semantics

We describe the RDMA^{TSO} concrete operational semantics by separating the transitions of its program and hardware subsystems. The former describe the steps in program execution, e.g. how a branching program is reduced. The latter describe how the memory, store buffers and queue pairs evolve throughout the execution, e.g. how remote puts reach the memory. The RDMA^{TSO} operational semantics is then defined by combining the transitions of its program and hardware subsystems.

Program Transitions. Program transitions in the middle of Fig. 6 are defined via the transitions of their constituent commands. Command transitions are of the form $C \xrightarrow{l} C'$, where $C, C' \in \text{Comm}$ are sequential commands and l is a *label*. A label is either ε for silent transitions, or in Lab (defined at the top of Fig. 6) for executing a primitive command. Labels are defined as the union of Lab_n for all nodes n . A label in Lab_n may be (1) $\text{1W}(x^n, v)$, for a CPU write on location x with value v ; (2) $\text{1R}(x^n, v)$, for a CPU read on x reading v ; (3) $\text{CASS}(x^n, v_1, v_2)$, for a successful CAS reading the expected value v_1 from x and updating it to v_2 ; (4) $\text{CASF}(x^n, v)$, for a failed CAS where the expected

value does not match the value v of x in memory; (5) F , for a memory fence; (6) $P(\bar{n})$, for a poll on \bar{n} ; (7) $\text{Get}(x^n, y^{\bar{n}})$, for $x^n := y^{\bar{n}}$; (8) $\text{Put}(y^{\bar{n}}, x^n)$, for $y^{\bar{n}} := x^n$; or (9) $rF(\bar{n})$, for a remote fence on \bar{n} .

Command transitions for sequential composition, choice and loops (the top line) are standard. The next four transitions reduce assignments and CAS operations. As assignments and CAS involve expressions, their transitions *rewrite* expressions step-by-step, as defined at the bottom of Fig. 6 (via \rightsquigarrow transitions). Each rewrite step of assignment rewrites $x := e$ as $\text{assume}(y = v); x := e[v/y]$, replacing a location y in e with an arbitrary value v and checking that v matches the value of y via $\text{assume}(y = v)$. Note that value v is unconstrained at this point and is later constrained when connecting program transitions with memory ones. The two rewrite transitions for CAS are analogous. Observe that when $C \rightsquigarrow C'$, then C silently transitions to C' (with label ε). Once e in $x := e$ is closed (i.e. contains no locations), then it is reduced to *skip* with the corresponding CPU write label for writing the value of $[[e]]$ to x ; *mutatis mutandis* for CAS operations. The other transitions reduce memory fences, gets, puts, remote fences, polls and assumes to *skip* with matching labels. Finally, $\text{assume}(x = v)$ (resp. $\text{assume}(x \neq v')$) reduces to *skip* with a $1R(x, v)$ label when the in-memory value v of x matches (resp. does not match) the assertion.

Program transitions are of the form $P \xrightarrow{t:l} P'$, where P, P' denote (concurrent) programs, t is the identifier of the executing thread, and l is the transition label. Program transitions simply lift the transitions of their constituent threads (the bottom right rule).

Hardware Transitions. The RDMA^{TSO} *hardware transitions*, given in the middle of Fig. 7, are of the form $M, B, QP \xrightarrow{t:l} M', B', QP'$, where M, M' are global *memories*, B, B' are *store-buffer maps* and QP, QP' are *queue-pair maps*, defined at the top of Fig. 7. We model a memory as a map from locations to values. A store-buffer map is a function mapping each thread t to a *store buffer* on its associated node $n(t)$. A store buffer b on node n is a sequence of CPU writes and RDMA puts, gets and fences, as described in §3.1 (see Fig. 5). A queue-pair map is a function mapping each thread t (on node $n(t)$) to another function associating each non- $n(t)$ node with a queue pair. That is, each thread t is associated with a set of queue pairs, one for each other node on the network. A queue pair qp is a tuple of six buffers, $\text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L$ and wb_L , as described in §3.1. Each queue-pair buffer in turn is a sequence of entries as prescribed in Fig. 5. We write ‘ $qp.$ ’ to project components of qp and use a standard map update notation to modify these components.

The first five hardware transitions describe the execution of CPU operations, as described in §3.1. Specifically, when a thread writes v to x , it records this write in its store buffer (first transition). Recall that when a thread t reads from x , it first consults its own store buffer, followed by the memory if no write to x is found in the store buffer. This lookup chain is captured by $M \triangleleft B(t)$ (second transition), defined below the hardware transitions in Fig. 7. The execution of a CAS or mfence proceeds if the store buffer of the executing thread is empty (the next three transitions).

The next transition describes the debuffering of a CPU write and propagating it to the memory. Similarly, the transition after describes debuffering a remote operation rc^n towards node \bar{n} , where it is removed from the store buffer and appended to the req_L component of the \bar{n} -queue pair.

The next three transitions describe executing a remote get, put or fence operation, where a corresponding entry is added to the store buffer. The penultimate transition describes executing a poll on \bar{n} , which removes the earliest completion notification in wb_L of the \bar{n} -queue pair. The last transition describes how the queue-pair entries travel through its six buffers, captured by the *queue-pair transitions* (\rightarrow_{qp}) defined at the bottom of Fig. 7 (ignoring highlights for now).

Recall from §3.1 that once a get operation enters a queue pair it travels through the queue-pair pipeline in six steps, i.e. G_1-G_6 on p. 11. This is captured by the top \rightarrow_{qp} transition at the bottom of Fig. 7, where for brevity we have combined these six steps into one transition with a disjunctive

$M \in \text{Mem} \triangleq \text{Loc} \rightarrow \text{Val}$	$B \in \text{SBMap} \triangleq \lambda t \in \text{Tid}. \text{SBuf}_{n(t)}$	$QP \in \text{QPMap} \triangleq \lambda t. (\lambda \bar{n}(t). \text{QP} \bar{n})$
$b \in \text{SBuf}_{n(t)} \triangleq \{x^n := v, y^n := x^n, x^n := y^n, \text{rfence } \bar{n}\}^*$	$qp \in \text{QP} \bar{n} \triangleq \text{Req} \bar{n} \times \text{In} \bar{n} \times \text{WBR} \bar{n} \times \text{Out} \bar{n} \times \text{Rsp} \bar{n} \times \text{WBL} \bar{n}$	$\text{reqL} \in \text{Req} \bar{n} \triangleq \{y^n := x^n, x^n := y^n, \text{rfence } \bar{n}\}^*$
$\text{reqL} \in \text{Req} \bar{n} \triangleq \{y^n := x^n, x^n := y^n, \text{rfence } \bar{n}\}^*$	$\text{inR} \in \text{In} \bar{n} \triangleq \{y^n := v, x^n := y^n\}^*$	$\text{wbL} \in \text{WBL} \bar{n} \triangleq \{\text{cn}, x^n := v\}^*$
$\text{outR} \in \text{Out} \bar{n} \triangleq \{\text{ack}_p, x^n := v, x^n := y^n\}^*$	$\text{rspL} \in \text{Rsp} \bar{n} \triangleq \{\text{ack}_p, x^n := v\}^*$	$\text{wbR} \in \text{WBR} \bar{n} \triangleq \{y^n := v\}^*$
<hr/>	<hr/>	<hr/>
$B' = B[t \mapsto (x := v) \cdot B(t)]$	$(M \triangleleft B(t))(x) = v$	$B(t) = \varepsilon \quad M(x) = v_1$
$M, B, QP \xrightarrow{t:1W(x,v)} M, B', QP$	$M, B, QP \xrightarrow{t:1R(x,v)} M, B, QP$	$M, B, QP \xrightarrow{t:CASS(x,v_1,v_2)} M[x \mapsto v_2], B, QP$
$B(t) = \varepsilon \quad M(x) = v$	$B(t) = \varepsilon$	$B(t) = b \cdot (x := v)$
$M, B, QP \xrightarrow{t:CAF(x,v)} M, B, QP$	$M, B, QP \xrightarrow{t:F} M, B, QP$	$M, B, QP \xrightarrow{t:\varepsilon} M[x \mapsto v], B[t \mapsto b], QP$
$B(t) = b \cdot \text{rc}^n \quad \text{rc}^n \in \{x := y^n, y^n := x, \text{rfence } \bar{n}\}$	$QP(t)(\bar{n}) = qp \quad qp' = qp[\text{reqL} \mapsto \text{rc}^n \cdot qp.\text{reqL}]$	<hr/>
	$M, B, QP \xrightarrow{t:\varepsilon} M, B[t \mapsto b], QP[t \mapsto QP(t)[\bar{n} \mapsto qp']]$	
$B' = B[t \mapsto (x := \bar{y}) \cdot B(t)]$	$B' = B[t \mapsto (\bar{y} := x) \cdot B(t)]$	$B' = B[t \mapsto (\text{rfence } \bar{n}) \cdot B(t)]$
$M, B, QP \xrightarrow{t:1G(x,\bar{y})} M, B', QP$	$M, B, QP \xrightarrow{t:\text{Put}(\bar{y},x)} M, B', QP$	$M, B, QP \xrightarrow{t:rF(\bar{n})} M, B', QP$
$QP(t)(\bar{n}) = qp \quad qp.\text{wbL} = \alpha \cdot \text{cn}$	$qp' = qp[\text{wbL} \mapsto \alpha]$	$M, QP(t)(\bar{n}) \rightarrow_{qp} M', qp$
$M, B, QP \xrightarrow{t:P(\bar{n})} M, B, QP[t \mapsto QP(t)[\bar{n} \mapsto qp']]$	$M, B, QP \xrightarrow{t:\varepsilon} M', B, QP[t \mapsto QP(t)[\bar{n} \mapsto qp']]$	<hr/>
with $(M \triangleleft \alpha)(x) \triangleq \begin{cases} v & \text{if } \alpha = \beta \cdot (x := v) \cdot \wedge \forall v'. x := v' \notin \beta \\ M(x) & \text{if } \forall v. x := v \notin \alpha \end{cases}$		
<hr/>		
$qp.\text{reqL} = \alpha \cdot (x := \bar{y})$	$qp' = qp[\text{reqL} \mapsto \alpha][\text{inR} \mapsto (x := \bar{y}) \cdot qp.\text{inR}]$	$M' = M$
$\vee \quad qp.\text{inR} = \alpha \cdot (x := \bar{y})$	$qp' = qp[\text{inR} \mapsto \alpha][\text{outR} \mapsto (x := \bar{y}) \cdot qp.\text{outR}]$	$M' = M$
$\vee \quad qp.\text{outR} = \alpha \cdot (x := \bar{y}) \cdot \beta$	$qp.\text{wbR} = \varepsilon \quad qp' = qp[\text{outR} \mapsto \alpha \cdot (x := M(\bar{y})) \cdot \beta]$	$M' = M$
$\vee \quad qp.\text{outR} = \alpha \cdot (x := v)$	$qp' = qp[\text{outR} \mapsto \alpha][\text{rspL} \mapsto (x := v) \cdot qp.\text{rspL}]$	$M' = M$
$\vee \quad qp.\text{rspL} = \alpha \cdot (x := v)$	$qp' = qp[\text{rspL} \mapsto \alpha][\text{wbL} \mapsto \text{cn} \cdot (x := v) \cdot qp.\text{wbL}]$	$M' = M$
$\vee \quad qp.\text{wbL} = \alpha \cdot (x := v) \cdot \text{cn}^*$	$qp' = qp[\text{wbL} \mapsto \alpha \cdot \text{cn}^*]$	$M' = M[x \mapsto v]$
	$M, qp \rightarrow_{qp} M', qp'$	
<hr/>		
$qp.\text{reqL} = \alpha \cdot (\bar{y} := x)$	$qp.\text{wbL} = \text{cn}^* \quad qp' = qp[\text{reqL} \mapsto \alpha][\text{inR} \mapsto (\bar{y} := M(x)) \cdot qp.\text{inR}]$	$M' = M$
$\vee \quad qp.\text{inR} = \alpha \cdot (\bar{y} := v)$	$qp' = qp[\text{inR} \mapsto \alpha][\text{wbR} \mapsto (\bar{y} := v) \cdot qp.\text{wbR}][\text{outR} \mapsto \text{ack}_p \cdot qp.\text{outR}]$	$M' = M$
$\vee \quad qp.\text{wbR} = \alpha \cdot (\bar{y} := v)$	$qp' = qp[\text{wbR} \mapsto \alpha]$	$M' = M[\bar{y} \mapsto v]$
$\vee \quad qp.\text{outR} = \alpha \cdot \text{ack}_p$	$qp' = qp[\text{outR} \mapsto \alpha][\text{rspL} \mapsto \text{ack}_p \cdot qp.\text{rspL}]$	$M' = M$
$\vee \quad qp.\text{rspL} = \alpha \cdot \text{ack}_p$	$qp' = qp[\text{rspL} \mapsto \alpha][\text{wbL} \mapsto \text{cn} \cdot qp.\text{wbL}]$	$M' = M$
	$M, qp \rightarrow_{qp} M', qp'$	
<hr/>		
$qp.\text{reqL} = \alpha \cdot (\text{rfence } \bar{n})$	$qp.\text{inR} = qp.\text{outR} = qp.\text{rspL} = \varepsilon \quad qp' = qp[\text{reqL} \mapsto \alpha]$	
	$M, qp \rightarrow_{qp} M, qp'$	

Fig. 7. RDMA^{TSO} hardware domains (above), hardware transitions (middle) and queue-pair transitions (below)

premise, with each disjunct corresponding to a step in G_1 – G_6 . That is, if any of the six disjuncts in the premise of the rule hold, then the transition is enabled. Analogously, the second \rightarrow_{qp} transition describes how a put operation proceeds through the queue-pair pipeline, with each of the five disjuncts describing one of the five steps in P_1 – P_5 (p. 11). Finally, the last \rightarrow_{qp} transition describes

$$\frac{P \xrightarrow{t:\varepsilon} P'}{P, M, B, QP \Rightarrow P', M, B, QP} \quad
 \frac{M, B, QP \xrightarrow{t:\varepsilon} M', B', QP'}{P, M, B, QP \Rightarrow P, M', B', QP'} \quad
 \frac{P \xrightarrow{t:l} P' \quad M, B, QP \xrightarrow{t:l} M', B', QP'}{P, M, B, QP \Rightarrow P', M', B', QP'}$$

Fig. 8. RDMA^{TSO} operational semantics with the program and hardware transitions given in Fig. 6 and Fig. 7

the execution of a remote fence as described in §3.1, ensuring that it can only proceed if there are no pending operations on the queue pair (i.e. $\text{qp.in}_R = \text{qp.out}_R = \text{qp.rspl} = \varepsilon$).

RDMA^{TSO} Combined Transitions. The RDMA^{TSO} operational semantics is defined by combining its program and hardware transitions as shown in Fig. 8. When the program subsystem takes a silent step, then the hardware subsystem is unchanged (first transition); analogously, when the hardware subsystem takes a silent step, then the program subsystem is unchanged (second transition). Finally, when the program and hardware subsystems both take the same transition (with the same label and by the same thread), then the transition effect is that of their combined effects.

Operational Semantics without PCIe. Recall from §2 (p. 8) that we model the PCIe-specific guarantee where a NIC remote read propagates all pending NIC remote writes (in wb_R) to memory, while a NIC local read propagates all pending NIC local writes (in wb_L) to memory. Nevertheless, we can relax this as follows. For NIC remote reads, we can replace the highlighted premises of the get queue-pair transition (top \rightarrow_{qp} transition) in Fig. 7 with $\text{qp}' = \text{qp}[\text{out}_R \mapsto \alpha \cdot (x := (M \triangleleft \text{wb}_R)(\bar{y})) \cdot \beta]$. That is, we no longer require wb_R to be empty (i.e. there may be pending writes in wb_R), and when reading the value of \bar{y} we first check for pending writes on \bar{y} in wb_R .

For NIC local reads, we can similarly replace the highlighted premises of the put queue-pair transition (middle \rightarrow_{qp} transition) with $\text{qp}' = \text{qp}[\text{req}_L \mapsto \alpha][\text{in}_R \mapsto (\bar{y} := (M \triangleleft \text{wb}_L)(x)) \cdot \text{qp.in}_R]$. That is, we no longer require wb_L to contain only completion notifications (and allow it also to contain pending writes), and we first check wb_L for pending writes when reading the value of x .

Observations. Given a thread t and its store buffer b , all remote operations by t also go through b . Hence, as store buffers are FIFO, a CPU write cc in b before a remote operation rc in b always reaches the memory before rc is debuffered, and thus cc is visible to rc . Moreover, as all six buffers of the queue-pair pipeline are FIFO, remote operations maintain the order in which they were issued as they go through the queue-pair pipeline. Therefore, a thread always receives the completion notifications of get/put operations in the order they were submitted (i.e. the program order).

Observe that an rFence stipulates that only in_R , out_R and rspl_L be empty but not wb_L and wb_R . As such, rFence cannot guarantee that the result of earlier put (resp. get) operations have reached the remote (resp. local) memory: they can still be pending in wb_R (resp. wb_L). Moreover, rFence has no bearing on CPU operations and does not block their execution. Hence, later CPU operations (after rFence) may be visible to earlier get/put operations (those before rFence).

Recall that a put operation $x^n := y$ comprises a local read from y and a remote write to x , and a get operation $x := y^n$ comprises a remote read from y and a local write to x . Note that the local read of a put is fulfilled when it reaches the head of in_R and is subsequently forwarded to out_R . This ensures that puts are executed in program order and that puts are executed before all later gets (as in Fig. 2g). By contrast, the remote read of a get is fulfilled while in out_R *non-deterministically* (i.e. not necessarily when it is at the head of out_R). This means that remote reads of gets can be *reordered* with respect to one another, as well as with respect to the remote writes of puts (as in Fig. 2h). Such reorderings can be prevented by adding an rFence after a get (as in Fig. 2i).

Lastly, note that a poll retrieves the earliest cn in wb_L (i.e. at its head). In the case of gets, the result of the get (its local write) is sent to wb_L before its associated cn . As such, if the head of wb_L is cn , then its result is guaranteed to have reached the memory of the local node when polling. By contrast, in the case of puts, its remote write operation could still be in wb_R when polling, and thus polling a put cannot guarantee that the effect of the put has reached the remote memory.

3.3 RDMA^{TSO} Simplified Operational Semantics

The concrete operational semantics in §3.2 reflects the structure of the underlying hardware, namely that of the six buffers in a queue pair. However, since all four buffers (req_L , in_R , out_R , rsp_L) in the middle are FIFO, we can simplify them by modelling them as a *single* buffer. Specifically, we model a *simple queue pair*, $sqp \in SQPair_n^{\bar{n}} \triangleq Pipe_n^{\bar{n}} \times WBR_n^{\bar{n}} \times WBL_n^{\bar{n}}$, as a tuple comprising a *pipe*, as well as local and remote write-back buffers (as before). A pipe, $pipe \in Pipe_n^{\bar{n}} \triangleq \{y^{\bar{n}} := x^n, y^{\bar{n}} := v, ack_p, x^n := y^{\bar{n}}, x^n := v, rfence \bar{n}\}^*$, is simply a sequence of puts, gets, simplified puts and gets (with values), acknowledgements, and remote fences.

The program and command transitions of our simplified semantics is identical to those of the concrete one (Fig. 6). Moreover, the hardware transitions of our simplified semantics are those of the concrete semantics (Fig. 7), except that the queue-pair transitions at the bottom of Fig. 7 are replaced with the *simplified queue-pair transitions* given in §B. As before, the simplified operational semantics is obtained by combining its program and hardware transitions (Fig. 8).

Finally, we show that our concrete operational semantics is equivalent to the simplified one. We have mechanised our proof in Coq, available in the supplementary material [Ambal et al. 2024], with an overview of the proof available in §B.

THEOREM 3.1. *The concrete RDMA^{TSO} operational semantics is equivalent to the simplified one.*

4 RDMA^{TSO} DECLARATIVE SEMANTICS

Events and Executions. In the literature of declarative models, the traces of a program are commonly represented as a set of *executions*, where an execution is a graph comprising: i) a set of *events* (graph nodes); and ii) a number of relations on events (graph edges). Each event is associated with the execution of a primitive command (in PComm) and is a tuple (ι, t, l) , where ι is the (unique) *event identifier*, $t \in Tid$ identifies the executing thread, and $l \in ELab$ is the *event label*, defined below.

Definition 4.1 (Labels and events). An *event*, $e \in Event$, is a triple (ι, t, l) , where $\iota \in \mathbb{N}$, $t \in Tid$ and $l \in ELab_{n(t)}$. The set of *event labels* is $ELab \triangleq \bigcup_n ELab_n$ for all nodes n . An *event label* of n , $l \in ELab_n$, is a tuple of one of the following forms:

- (CPU) local read: $l = 1R(x^n, v_r)$
- (CPU) local write: $l = 1W(x^n, v_w)$
- (CPU) CAS: $l = CAS(x^n, v_r, v_w)$
- (CPU) memory fence: $l = F$
- (CPU) poll: $l = P(\bar{n})$
- NIC local read: $l = n1R(x^n, v_r, \bar{n})$
- NIC remote write: $l = nrW(y^{\bar{n}}, v_w)$
- NIC remote read: $l = nrR(y^{\bar{n}}, v_r)$
- NIC local write: $l = n1W(x^n, v_w, \bar{n})$
- NIC fence: $l = nF(\bar{n})$

Each event label denotes whether the associated primitive command is handled by the NIC (right column, prefixed with n), or the CPU (left column). A poll instruction is handled by the CPU (it simply awaits for a completion notification from the NIC). A put operation $x^n := y$, which consists of a NIC local read from y and a NIC remote write to x , is modelled as two events of type $n1R$ (on y) and nrW (on x). Similarly, a get $x := y^n$ is modelled as two events of type nrR (on y) and $n1W$ (on x).

We write $type(l)$, $loc(l)$, $v_r(l)$, $v_w(l)$, $n(l)$ and $\bar{n}(l)$ for the type (e.g. $1R$), location, read value, write value, node and remote node of l , where applicable; e.g. $loc(n1R(x^n, v_r, \bar{n})) = x^n$, $n(n1R(x^n, v_r, \bar{n})) = n$

and $\bar{n}(\text{n1R}(x^n, v_r, \bar{n})) = \bar{n}$. We lift these functions to events as expected. We write $\iota(e)$, $t(e)$, $l(e)$ to project the corresponding components of an event $e = (\iota, t, l)$.

Issue and Observation Points. In what follows we distinguish between when an instruction is *issued* and when it is *observed*. Intuitively, an instruction is issued when it is processed by the CPU or the NIC, and it is observed when its effect is propagated to the local or remote memory. As such, since writes (be they by the CPU or NIC) are the only instructions that have an observable effect on memory, the time points at which they are issued and observed may differ. A CPU write is issued when it is added to the store buffer and is observed when it is debuggered and propagated to memory. Similarly, the local (resp. remote) write of a get (resp. put) is issued when it is added to wb_L (resp. wb_R), and observed when it is propagated to memory. By contrast, all other events are *instantaneous* in that *either* they do not have an observable effect on memory and thus their issue and observation points coincide, *or* their effect is written to memory *immediately*. In particular, CAS operations are instantaneous. Note that the observation point of any instruction either coincides with its issue point (instantaneous events) or it follows its issue point (write events).

Notation. Given a relation r and a set A , we write r^+ for the transitive closure of r ; r^{-1} for the inverse of r ; $r|_A$ for $r \cap (A \times A)$; and $[A]$ for the identity relation on A , i.e. $\{(a, a) \mid a \in A\}$. We write $r_1; r_2$ for the relational composition of r_1 and r_2 : $\{(a, b) \mid \exists c. (a, c) \in r_1 \wedge (c, b) \in r_2\}$. When r is a strict partial order, we write $r|_{\text{imm}}$ for the *immediate* edges in r , i.e. $r \setminus (r; r)$. Given a set of events E and a location x , we write E_x for $\{e \in E \mid \text{loc}(e) = x\}$. Given a set of events E and a label type X , we write $E.X$ for $\{e \in E \mid \text{type}(e) = X\}$, and define its sets of *reads* as $E.\mathcal{R} \triangleq E.1RUE.CASUE.n1RUE.nrR$, *writes* as $E.\mathcal{W} \triangleq E.1WUE.CASUE.n1WUE.nrW$, *NIC writes* as $E.nW \triangleq E.n1WUE.nrW$ and *instantaneous events* as $E.\text{Inst} \triangleq E \setminus (E.1W \cup E.n1W \cup E.nrW)$. Intuitively, the effects of CPU writes, NIC local writes and NIC remote writes (labelled $1W$, $n1W$ and nrW) are only visible when they respectively leave the store buffer, wb_L , and wb_R , and are thus excluded from the set of instantaneous events.

The ‘*same-location*’ relation is $\text{sloc} \triangleq \{(e, e') \in \text{Event}^2 \mid \text{loc}(e) = \text{loc}(e')\}$; the ‘*same-thread*’ relation is $\text{sthd} \triangleq \{(e, e') \in \text{Event}^2 \mid t(e) = t(e')\}$; and the ‘*same-queue-pair*’ relation is $\text{sqp} \triangleq \{(e, e') \in \text{Event}^2 \mid t(e) = t(e') \wedge \bar{n}(e) = \bar{n}(e')\}$. Note that $\text{sqp} \subseteq \text{sthd}$ and that sloc , sthd and sqp are all symmetric. For a set of events E , we write $E.\text{sloc}$ for $\text{sloc}|_E$; similarly for $E.\text{sthd}$ and $E.\text{sqp}$.

Definition 4.2 (Pre-executions). A *pre-execution* is a tuple $G = \langle E, \text{po}, \text{rf}, \text{mo}, \text{pf}, \text{nfo} \rangle$, where:

- $E \subseteq \text{Event}$ is the set of events and includes a set of *initialisation* events, $E^0 \subseteq E$, comprising a single write with label $1W(x, 0)$ for each $x \in \text{Loc}$.
- $\text{po} \subseteq E \times E$ is the ‘*program order*’ relation defined as a disjoint union of strict total orders, each ordering the events of one thread, with $E^0 \times (E \setminus E^0) \subseteq \text{po}$.
- $\text{rf} \subseteq E.\mathcal{W} \times E.\mathcal{R}$ is the ‘*reads-from*’ relation on events of the same location with matching values; i.e. $(a, b) \in \text{rf} \Rightarrow (a, b) \in \text{sloc} \wedge v_w(a) = v_r(b)$. Moreover, rf is total and functional on its range: every read in $E.\mathcal{R}$ is related to exactly one write in $E.\mathcal{W}$.
- $\text{mo} \triangleq \bigcup_{x \in \text{Loc}} \text{mo}_x$ is the ‘*modification-order*’, where each mo_x is a strict total order on $E.\mathcal{W}_x$ with $E_x^0 \times (E.\mathcal{W}_x \setminus E_x^0) \subseteq \text{mo}_x$ describing the order in which writes on x reach the memory.
- $\text{pf} \subseteq E.nW \times E.P$ is the ‘*polls-from*’ relation, relating earlier (in program-order) NIC writes to later poll operations on the *same queue pair*; i.e. $\text{pf} \subseteq \text{po} \cap \text{sqp}$. Moreover, pf is functional on its domain (every NIC write can be polled at most once), and pf is total and functional on its range (every poll in $E.P$ polls from exactly one NIC write).
- $\text{nfo} \subseteq E.\text{sqp}$ is the ‘*NIC flush order*’, such that for all $(a, b) \in E.\text{sqp}$, if $a \in E.\text{n1R}$, $b \in E.\text{n1W}$, then $(a, b) \in \text{nfo} \cup \text{nfo}^{-1}$, and if $a \in E.\text{nrR}$, $b \in E.\text{nrW}$, then $(a, b) \in \text{nfo} \cup \text{nfo}^{-1}$.

Recall from §2 that we model the PCIe-specific guarantee where a NIC local read (n1R) propagates all pending NIC local writes (n1W) in wb_L (on the same queue pair) to memory, while a NIC remote

read (nrR) propagates all pending NIC remote writes (nrW) in wb_R (on the same queue pair) to memory. In other words, the issue point of an n1R event e_r is totally ordered with respect to the issue and observation points of any n1W event e_w on the same queue pair. Specifically, either (1) e_w had already been flushed before issuing e_r (i.e. e_w had already left wb_L) and thus e_w is issued and observed before e_r ; or (2) e_w was in wb_L before issuing e_r , in which case we cannot issue e_r until wb_L is emptied, propagating e_w to memory, and thus e_w is issued and observed before e_r ; or (3) e_w has not reached wb_L when we issue e_r , in which case e_w will reach and leave wb_L (i.e. is issued and observed) after e_r . Similarly for nrR/nrW events. We model this total order through the **nfo** relation, stipulating that all NIC local reads and writes (resp. all NIC remote reads and writes) on the same queue pair be totally ordered. Later we describe how we can relax this PCIe guarantee (see p. 21).

Derived Relations. Given a pre-execution $\langle E, po, rf, mo, pf, nfo \rangle$, we define the ‘*reads-before*’ relation as $rb \triangleq (rf^{-1}; mo) \setminus [E]$, relating each read r to writes that are **mo**-after the write r reads from. We further define the **rf-buffer** relation as $rf_b \triangleq [1W]; (rf \cap sthd); [1R]$, including CPU **rf** edges by the same thread (with access to the same store buffer). We define the rf_b -complement as $rf_b^- \triangleq rf \setminus rf_b$, including all other **rf** edges (i.e. by different threads or involving remote operations).

Intuitively, when $w \xrightarrow{rf_b} r$, then r may read from w *before it is observable*. Specifically, as CPU writes are delayed in the store buffer and CPU reads first check the buffer, r can read from w either when (1) w is still in the thread’s store buffer (i.e. w is not yet observable); or (2) w is in the memory (i.e. w is observable). By contrast, when $w \xrightarrow{rf_b^-} r$, then r reads from w only once it is observable (i.e. it has reached the memory). Analogously, we define the **rb-buffer** relation as $rb_b \triangleq [1R]; (rb \cap sthd); [1W]$.

Recall that we distinguish between the issue and observation points of an event. We thus define the ‘*issue-preserved program order*’, **ippo**, as the subset of **po** edges ($ippo \subseteq po$) that must be preserved when issuing instructions. That is, if two events are **ippo**-related, then they must be issued in program order; otherwise they may be reordered and thus issued in either order. The table at the top of Fig. 9 describes which **po** edges are included in **ippo**, where **✓** denotes that the two instructions are **ippo**-related (i.e. their issue order is preserved and they must be issued in program order), **✗** denotes that they are not **ippo**-related (i.e. their issue order is not preserved and they may be issued out of order) and **sqp** denotes that they are **ippo**-related iff they are on the same queue pair. For instance, when a CPU instruction is followed by a NIC one, then they are issued in order (top-right quadrant of the table). By contrast, when a NIC instruction is followed by a CPU one, then they may be reordered (bottom-left quadrant), *as if* the NIC instruction was executed in a parallel thread (as discussed in §2), resulting in weak behaviours such as $z=1$ in Fig. 2b.

Analogously, we define the ‘*observation-preserved program order*’, **oppo**, as the subset of **po** edges ($oppo \subseteq po$) that must be preserved when observing the effects of instructions. In other words, if two events are **oppo**-related, then they become observable in program order; otherwise they may be reordered and become observable in either order. The table at the bottom of Fig. 9 describes which **po** edges are included in **oppo**, with **✓**, **✗** and **sqp** interpreted in the same way as for **ippo**.

Observe that **ippo** and **oppo** only differ in four cells. In the case of B1 and B5, this is because CPU writes (type 1W) are delayed in the store buffer and may be reordered and thus become observable after CPU operations that do not go through the store buffer, namely CPU reads and polls. Analogously, in the case of G10 (resp. I10), this is because NIC remote (resp. local) writes are delayed in wb_R (resp. wb_L), so a later remote fence do not ensure the writes have propagated to memory.

From Programs to Executions. The *semantics* of a program P is a set of *consistent* executions (defined shortly) of P , defined by induction on the structure of P . This definition is standard and omitted (see §C). The executions produced by this construction are *well-formed*, as we define below.

ippo		Later in Program Order									
		CPU					NIC				
		1	2	3	4	5	6	7	8	9	10
Earlier in Program Order	CPU	1R	✓	✓	✓	✓	✓	✓	✓	✓	✓
	A	1W	✓	✓	✓	✓	✓	✓	✓	✓	✓
	B	CAS	✓	✓	✓	✓	✓	✓	✓	✓	✓
	C	F	✓	✓	✓	✓	✓	✓	✓	✓	✓
	D	P	✓	✓	✓	✓	✓	✓	✓	✓	✓
	E	n1R	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp
	F	nrW	✗	✗	✗	✗	✗	✗	sqp	sqp	sqp
	G	nrR	✗	✗	✗	✗	✗	✗	✗	sqp	sqp
	H	n1W	✗	✗	✗	✗	✗	✗	✗	sqp	sqp
	I	nF	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp
oppo	CPU	1R	✓	✓	✓	✓	✓	✓	✓	✓	✓
	A	1W	✗	✓	✓	✓	✗	✓	✓	✓	✓
	B	CAS	✓	✓	✓	✓	✓	✓	✓	✓	✓
	C	F	✓	✓	✓	✓	✓	✓	✓	✓	✓
	D	P	✓	✓	✓	✓	✓	✓	✓	✓	✓
	E	n1R	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp
	F	nrW	✗	✗	✗	✗	✗	✗	sqp	sqp	✗
	G	nrR	✗	✗	✗	✗	✗	✗	✗	sqp	sqp
	H	n1W	✗	✗	✗	✗	✗	✗	✗	sqp	✗
	I	nF	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp

Fig. 9. The RDMA^{TSO} ordering constraints on **ippo** (above) and **oppo** (below), where **✓** denotes that instructions are ordered (and cannot be reordered), **✗** denotes they are not ordered (and may be reordered), and **sqp** denotes they are ordered iff they are on the same queue pair. Replacing **sqp** in the highlighted cells (G8–G9) with **✗** would yield **oppo** for the weaker model without the PCIe guarantee of reads flushing buffers (p. 21).

Definition 4.3 (Executions). A pre-execution $G = \langle E, \text{po}, \text{rf}, \text{mo}, \text{pf}, \text{nfo} \rangle$ is *well-formed* if the following hold for all w, r, w_1, w_2, p_2 :

- (1) Poll events poll-from the oldest non-polled remote operation on the same queue pair:
if $w_1 \in G.\text{nW}$ and $w_1 \xrightarrow{\text{po} \cap \text{sqp}} w_2 \xrightarrow{\text{pf}} p_2$, then there exists p_1 such that $w_1 \xrightarrow{\text{pf}} p_1 \xrightarrow{\text{po}} p_2$.
- (2) Each put (resp. get) operation corresponds to two events: a read and a write with the read immediately preceding the write in po : (a) if $r \in G.\text{n1R}$ (resp. $r \in G.\text{nrR}$), then $(r, w) \in \text{po}|_{\text{imm}}$ for some $w \in G.\text{nrW}$ ($w \in G.\text{n1W}$); and (b) if $w \in G.\text{nrW}$ (resp. $w \in G.\text{n1W}$), then $(r, w) \in \text{po}|_{\text{imm}}$ for some $r \in G.\text{n1R}$ ($r \in G.\text{nrR}$).
- (3) Read and write events of a put (resp. get) have matching values:
if $(r, w) \in G.\text{po}|_{\text{imm}}$, $\text{type}(r) \in \{\text{n1R}, \text{nrR}\}$ and $\text{type}(w) \in \{\text{n1W}, \text{nrW}\}$, then $v_r(r) = v_w(w)$.

An *execution* is a pre-execution (Def. 4.2) that is well-formed.

We use ‘ $G.$ ’ to project the components and (derived) relations of execution G ; e.g. $G.\text{rf}$ and $G.\text{ippo}$. When the choice of G is clear, we simply write e.g. rf and ippo . See §C.1 for execution examples.

Consistency. Note that the notion of an execution (Def. 4.3) imposes very few constraints on its po , rf , mo , pf and nfo relations. Such restrictions and thus the permitted behaviours of a program are determined by defining the set of *consistent* executions, defined below.

Definition 4.4 (RDMA^{TSO}-consistency). An execution $\langle E, \text{po}, \text{rf}, \text{mo}, \text{pf}, \text{nfo} \rangle$ is RDMA^{TSO}-consistent iff (1) ib is irreflexive; (2) ob is irreflexive; and (3) $([\text{Inst}]; \text{ib}; \text{ob})^+$ is irreflexive, where:

$$\begin{aligned} \text{ib} &\triangleq (\text{ippo} \cup \text{rf} \cup \text{pf} \cup \text{nfo} \cup \text{rb}_b)^+ && \text{('issued-before')} \\ \text{ob} &\triangleq (\text{oppo} \cup \text{rf}_b \cup ([\text{n1W}]; \text{pf}) \cup \text{nfo} \cup \text{rb} \cup \text{mo})^+ && \text{('observed-before')} \end{aligned}$$

The ib (resp. ob) relation is an extension of ippo (resp. oppo), describing the issue (resp. observation) order across the instructions of different threads and nodes. RDMA^{TSO}-consistency requires that ib and ob be irreflexive (i.e. yield strict partial orders as they are defined transitively).

The rf (resp. pf) component in ib states that if e reads from (resp. polls from) w , then w must have been issued before e . Recall that nfo totally orders the $\text{n1R}/\text{n1W}$ and nrR/nrW operations on the same queue pair and is thus in ib . The rb_b component in ib ensures that a CPU read r by thread t on location x observes all earlier writes on x by t : if r in t reads from w_r ($w_r \xrightarrow{\text{rf}} r$), which is later overwritten by w in t ($w_r \xrightarrow{\text{mo}} w$ and $(w, r) \in \text{sthd}$), i.e. $r \xrightarrow{\text{rb}_b} w$, then w must have been issued after r , as otherwise r should have read from the later w and not w_r . Note that this is not the case for $\text{rb} \setminus \text{rb}_b$: r can be issued *after* a later write w and still not observe it because the effect of w has not yet reached the memory (w is in wb_L/wb_R or the store buffer of another thread).

The rf_b component in ob states that if a read r reads from a write w that passed through a different buffer (i.e. either w is part of an RDMA operation and went through wb_L/wb_R , or w is a CPU write by another thread and thus went through a different store buffer), then r can only read from w once it has reached the memory, i.e. only once w is observable, and thus w must have become observable before r . The $[\text{n1W}]; \text{pf}$ component states that if p polls from a NIC local write w , then w must have left the wb_L buffer and reached the memory. Note that this is not the case for nrW events: polling an nrW event w succeeds when w is in wb_R and w may not have yet reached the memory. The nfo in ob can be justified as in the case of ib .

The rb component ensures that a read r on location x observes the latest write on x that has reached the memory: if $w_r \xrightarrow{\text{rf}} r$ and $w_r \xrightarrow{\text{mo}} w$, i.e. $r \xrightarrow{\text{rb}} w$, then w must have reached the memory after r was issued/observed, as otherwise r should have read from this later w and not w_r . As mo describes the order in which the writes on each location reach the memory, it is included in ob .

The third condition Def. 4.4 asks that $([\text{Inst}]; \text{ib}; \text{ob})^+$ be irreflexive. Intuitively, if $e_1 \xrightarrow{\text{ib}} e_2 \xrightarrow{\text{ob}} e_3$, then (1) e_1 is issued before e_2 ; (2) e_2 is issued before it is observed; and (3) e_2 is observed before e_3 . If e_1 and e_3 are instantaneous events (i.e. their issue and observation points coincide) then e_1 necessarily precedes e_3 , and thus the semantics prohibits creating a cycle from these dependencies.

Finally, we show that our RDMA^{TSO} declarative semantics is equivalent to the simplified operational semantics in §3, with the full proof given in §D. Note that as a corollary (of theorem 3.1), our declarative semantics is also equivalent to the concrete operational semantics in §3.

THEOREM 4.5. *The RDMA^{TSO} declarative semantics is equivalent to the simplified operational one.*

Recall that RDMA^{TSO} assumes x86-TSO CPUs (subject to TSO consistency). As such, RDMA^{TSO} can be seen as an extension of TSO [Alglave et al. 2014]. That is, as we show in the following theorem, for programs without remote operations, RDMA^{TSO} and TSO coincide (see §C.3 for the full proof).

THEOREM 4.6. *For programs without remote operations, TSO- and RDMA^{TSO}-consistency coincide.*

Declarative Semantics without PCIe. To relax the PCIe-specific constraint (stipulating that NIC local/remote reads propagates all pending NIC writes in wb_L/wb_R to memory), we adapt our declarative model as follows: (1) we no longer need the nfo relation in Def. 4.2 and Def. 4.3 (as nfo is used to capture the ‘NIC flush order’ under PCIe); (2) we replace sqp in cells G8 and G9 of the $oppo$ table (Fig. 9) with X (as a later nrR/nlW no longer flushes wb_R and thus may not observe an earlier nrW); and (3) we redefine rf_b and rb_b as follows to include events on the same queue pair:

$$rf_b \triangleq ([1W]; (rf \cap sthd); [1R]) \cup (rf \cap sqp) \quad rb_b \triangleq ([1R]; (rb \cap sthd); [1W]) \cup (rb \cap sqp)$$

Recall that $w \xrightarrow{rf_b} r$ (resp. $r \xrightarrow{rb_b} w$) denotes r reads from (resp. before) w before w is observable. In the strong model with PCIe guarantee, NIC local/remote reads flush the wb_L/wb_R , and thus r reads from (resp. before) w only once w is observable. By contrast, in the relaxed model without PCIe guarantee, NIC local/remote reads no longer flush the wb_L/wb_R , and thus r can read from (resp. before) w while it is still in wb_L/wb_R (i.e. not yet observable). We thus expand the rf_b (resp. rb_b) definition to account for the possibility of reading from (resp. before) a write before it is observable.

5 VALIDATING THE RDMA^{TSO} MODEL

To complement our formal semantics, we conducted an extensive validation of litmus tests on two distinct setups: InfiniBand (IB) and RDMA over Converged Ethernet (RoCE). In the IB setup, we used Dell PowerEdge R740 x86-64 machines, Intel(R) Xeon(R) Gold 6132 CPUs (2.60GHz, 14 cores), Ubuntu 22.04.2 LTS with Mellanox Technologies MT28908 Family [ConnectX-6] controller. In the RoCE setup, we used machines with Intel(R) Xeon(R) E-2286G CPUs (4.00GHz, 14 cores), ran Linux kernel version 4.18.0, Red Hat Enterprise Linux version 8 (477.27.1), with a Mellanox Technologies MT27800 Family [ConnectX-5] controller. Each of our tests is written in C – see §A and the code in the supplementary material [Ambal et al. 2024].

Litmus Tests and Outcomes. We focused our validation efforts on a set of 37 litmus tests representative of a wide range of allowed and disallowed weak behaviours, including several variants of well-known concurrent tests in the literature such as ‘store buffering’ (SB), ‘message passing’ (MP), ‘load buffering’ (LB), ‘independent reads of independent writes’ (IRIW), parallel writes (2+2W) and so forth. Our results corroborate our RDMA^{TSO} model and confirm that (1) RDMA^{TSO} is *not too strong* (i.e. it does not prohibit behaviours exhibited by the hardware); and (2) RDMA^{TSO} is *not too weak* (i.e. it does not admit too many weak behaviours not exhibited by hardware). Indeed, despite extensive testing we detected *no behaviours prohibited by RDMA^{TSO}*; and we observed *almost all behaviours allowed by RDMA^{TSO}*, with a few exceptions detailed below.

Bringing about Weak Behaviours. As with litmus testing for local (CPU-only) concurrency for established models such as TSO, observing a weak behaviour relies on several factors, including the order in which threads are scheduled and interleaved, as well as the timing of how writes are propagated and made visible to different threads (e.g. when writes are removed from the store buffer and propagated through the cache hierarchy and the memory). In the context of (RDMA) programs with remote operations, there are additional factors at play such as the NIC workload. As such, inducing weak behaviours necessitates creating suitable conditions, which may involve stressing the NIC and/or the CPU in the background. Indeed, as shown by the work of Dan et al. [2016], this is far from straightforward as they failed to observe *any* weak behaviours at all. To remedy this, we used several techniques to elicit the weak behaviours permitted by the specification. Specifically, since no testing tool currently exists for automatically overwhelming or decelerating an RDMA system, in close consultation with NVIDIA experts we devised several techniques for creating bottlenecks and fostering the emergence of weak behaviours, as outlined below:

- **NIC delays:** We introduced delays on the Network Interface Card (NIC) by initiating numerous flood RDMA read or write operations between the client and the server on the designated queue pair (QP) at a specific juncture within the litmus test. As these operations still obey the same ordering rules, they cause some of the other operations in the litmus test to be delayed until they are successfully completed.
- **CPU delays:** We strategically injected CPU delays of random length into the litmus tests at certain points. We did this by selecting a random duration from three possibilities: 0 nanoseconds, half of the *round-trip time* (RTT) and the full RTT, delaying the CPU execution by the chosen duration. RTT represents the round-trip time between the client and the server, capturing the duration it takes for a packet to travel from the sender to the receiver and back. We implemented the delay functionality using a busy-wait loop, where the CPU remains occupied, repeatedly polling the clock without executing additional tasks. Once the delay duration has elapsed, the loop concludes, allowing the CPU to resume normal execution. While such delays can bring about weak behaviours in certain tests, such as that in Fig. 2d or **LB2** in the technical appendix (Fig. 13 in §A.5), it may impede observing others such as that in Fig. 2b, which requires no delay between $z^2 := x$ and $x := 1$. Therefore, by incorporating random delays, we aimed to encompass the full spectrum of potential scenarios, ensuring comprehensive coverage of behavioural variations across different tests. Interestingly, we observed that even minimal delays introduced by printing variables for debugging purposes can disrupt the manifestation of behaviours in certain tests (e.g. that in Fig. 2b), hence we limited our use of print statements.
- **High RDMA traffic loads:** While introducing NIC delays as described above can sometimes help induce certain interleavings, e.g. by delaying one node while letting another to continue, in some cases delays do not help as both relevant operations are delayed by the same NIC delay operation. In such cases, using *background traffic* on unrelated queue pairs allows additional interleavings. Specifically, we generated concurrent high RDMA traffic loads on the background using numerous queue pairs and utilising the zero-copy mode (transferring data directly between the memory of the sender and receiver without intermediate copying). This increased RDMA activity introduces competition for shared system resources such as CPU cycles, memory bandwidth, network capacity and NIC processing capacity. This led to contention amongst threads in a litmus test, potentially altering their scheduling behaviour. This strategic approach proved pivotal in uncovering weak behaviours in several tests such as **MP3bis** in the technical appendix (see Fig. 11 in §A.3), which might otherwise have gone unnoticed. We observed that the number of queue pairs utilised to generate the traffic load plays a crucial role in certain tests. For instance, in the case of **GFP2** in Fig. 17 (§A.11 in the technical appendix), we used 128 queue pairs to induce the weak behaviour.
- **Synchronisation:** As is common practice in validation via litmus testing, we employed loops to bring about the desired weak behaviours. For instance, in order to ensure that a local (resp. remote) load operation reads the desired value required by a given weak behaviour, we place the operation within a loop (in effect replacing the single operation with multiple such operations), iterating until the desired value is read. In other cases, we placed the entire litmus test within a loop. Using loops this way can sometimes replace the CPU delay mechanism discussed above, allowing it to pinpoint the delay needed to reproduce the behaviour.

Validation Results. Using the techniques above, we successfully confirmed almost all weak behaviours allowed by RDMA^{TSO}, including all ✓ examples in Figs. 1 to 3, as well as several variants of MP, SB, LB, IRIW, 2+2W, and others, observed at varying frequencies (see §A for more details). The frequency of observing these behaviours is influenced not only by the nuances of the litmus test

itself, but also by the infrastructure settings such as the network setup, switch configuration and NIC capabilities. Moreover, dynamic and unpredictable factors such as network congestion, packet drops, latency fluctuations, bandwidth utilisation and routing changes also significantly impact the observations. An interesting phenomenon we encountered was the variability in behaviour manifestation even within a specific test scenario. For example, in the case of **GFP2** (Fig. 17, §A.11 in the technical appendix), the weak behaviour was observed at one of our test premises but not the other (we had two test premises at two distinct geographical locations). This observation highlights the intricacy and subtlety involved in inducing weak behaviours.

In 4 of the litmus tests, we did not observe the allowed weak behaviour because the hardware implementation did not utilise the weakness permitted by the specification. As discussed in §2, manifesting the weak behaviour in such cases relies on polling a put operation before the remote NIC write completes, e.g. as in Fig. 3d. This weak behaviour is allowed by RDMA^{TSO} because the specification allows the remote NIC to return an acknowledgement *before* performing the associated write. Nevertheless, according to NVIDIA experts, this weakness is not utilised by the hardware implementations. To the best of our knowledge, these weak behaviours cannot be observed on current hardware implementations, but they might emerge in future ones.

Limitations. The main limitation of our validation is that weak behaviours are only exposed by hand-crafted techniques (discussed above) that stress the system in certain ways. This is currently a difficult trial-and-error process that requires a high degree of knowledge of current hardware implementations (which we acquired through close consultation with NVIDIA experts). As such, executing RDMA tests is currently not amenable to *mass automation* as in the frameworks of [Alglave et al. 2021, 2014; Raad et al. 2022]. To adapt these frameworks for RDMA, one would need to develop systematic heuristics for automatically applying the techniques discussed above. We leave this challenge to future work.

6 RELATED AND FUTURE WORK

RDMA Semantics. To our knowledge, the only existing work on the formal semantics of RDMA programs is that of coreRMA [Dan et al. 2016], which has several key limitations, as follows. (1) Although Dan et al. [2016] attempted to validate coreRMA, they observed *none* of the weak behaviours allowed by coreRMA in existing hardware implementations. This is in contrast to our work, where we have observed almost all weak behaviours allowed by RDMA^{TSO} in existing implementations, and in the rare cases where we could not observe a behaviour, we have confirmed that this is because existing implementations explicitly did not utilise the weakness allowed by the specification. (2) coreRMA assumes that CPU concurrency is governed by the strong and unrealistic SC model [Lamport 1979]. (3) coreRMA only presents a declarative (and not operational) characterisation. (4) Most importantly, coreRMA departs from the RDMA specification [IBTA 2022] in three important ways, as follows.

First, they do not model the poll operation, $\text{poll}(n)$, described in the specification. Instead, they model a flush operation, $\text{flush}(n)$, whose behaviour does not match any operation defined in the specification. Specifically, $\text{flush}(n)$ waits for all previous RDMA operations on the n -queue pair to complete and further blocks later CPU operations and RDMA operations on the *same* queue pair. In other words, $\text{flush}(n)$ is tantamount to $\text{rfence}(n)$ followed by mfence . However, $\text{flush}(n)$ does *not* block later RDMA operations on *different* queue pairs, and hence under coreRMA there is no clean way to enforce an order on two RDMA operations on different queue pairs.

For instance, to ensure that $x := y^2; z^3 := x$ is executed in order (so that z gets the updated value of x), it is not enough to add a flush and write $x := y^2; \underline{\text{flush}(2)}; z^3 := x$. Instead, one must also

add a superfluous *CPU operation* and write e.g. $x := y^2$; `flush(2)`; $a := w$; $z^3 := x$. This is because `flush(2)` blocks the CPU operation $a := w$, which in turn blocks $z^3 := x$.

Second, RDMA^{TSO} preserves the order between two NIC local reads and two NIC local writes (cells F6 and I9 in Fig. 9), while coreRMA does not, violating the RDMA specification [IBTA 2022]. For instance, given $y^2 := x$; $z^2 := w$, RDMA^{TSO} guarantees x is read before w , while there is no such guarantee under coreRMA; i.e. in such scenarios coreRMA is *weaker* than the specification.

Finally, as per the RDMA specification, under RDMA^{TSO} remote reads can be reordered with respect to other remote operations on the same queue pair (cells H7 and H8), while under coreRMA they cannot; i.e. in such scenarios coreRMA is *stronger* than the specification. Consequently, as coreRMA is weaker than the specification in some scenarios and stronger in others, it is *neither a strict abstraction, nor a strict refinement* of the specification.

Weak Memory Models. Existing literature includes several examples of weak consistency models, both at hardware and software levels. On the hardware side, several works have formalised the semantics of the x86 architecture [Abdulla et al. 2015; Alglave et al. 2014; Raad et al. 2022; Sewell et al. 2010]. However, none of these works covered the consistency semantics of RDMA programs in the context of x86 machines. Similarly, several works have formalised the semantics of the ARMv8 and POWER architectures, both operationally and declaratively [Alglave et al. 2021, 2014; Chakraborty and Vafeiadis 2019; Flur et al. 2016; Mador-Haim et al. 2012; Pulte et al. 2018; Sarkar et al. 2011]. On the software side, there has been a number of formal models for C11 consistency [Batty et al. 2011; Kang et al. 2017; Lahav et al. 2016, 2017; Lee et al. 2020; Nienhuis et al. 2016; Pichon-Pharabod and Sewell 2016] with verified compilation schemes [Moiseenko et al. 2020; Podkopaev et al. 2017, 2019], Java [Bender and Palsberg 2019; Manson et al. 2005], transactional memory [Raad et al. 2018, 2019a; Xiong et al. 2020], the Linux kernel [Alglave et al. 2018] and the ext4 filesystem [Kokologiannakis et al. 2021]. Additionally, there has been several works on formalising the *persistency* semantics of programs in the context of non-volatile memory, describing the behaviour of programs in case of crashes [Cho et al. 2021; Khyzha and Lahav 2021; Raad and Vafeiadis 2018; Raad et al. 2020b, 2019b], as well as program logics for verifying such programs [Bila et al. 2022; Raad et al. 2020a].

Future Work. We plan to build over our work presented here in several ways. First, we aim to adapt existing methods for automatically generating litmus tests (e.g. [Alglave et al. 2021, 2014]) to RDMA programs by developing heuristics for automatically applying the inducement/stressing techniques discussed in §5 for bringing about weak behaviours. Second, we plan to formalise the semantics of RDMA programs in the context of the ARMv8 hardware architecture (i.e. when CPU concurrency is governed by ARMv8 rather than TSO). Third, we plan to verify existing RDMA implementations such as those of the Verbs [linux-rdma 2018] and libfabric [OpenFabrics 2016] APIs. Lastly, using our formal RDMA^{TSO} semantics, we plan to develop *manual* reasoning techniques such as program logics (underpinned by our operational semantics), as well as *automated* verification techniques such as model checking (based on our declarative semantics) for RDMA.

ACKNOWLEDGMENTS

We would like to thank Alexey Gotsman, Adam Morrison, Noam Rinetzky, and especially Yuri Meshman, for starting this research and whose preliminary memory model underpins the results presented here. Additional thanks to Yamin Friedman, Daniel Marcovitch and Liran Liss for sharing their insights into the IBTA specifications and NVIDIA’s RDMA implementations. We also thank the anonymous reviewers for their valuable feedback and Viktor Vafeiadis for many fruitful discussions. Guillaume Ambal is supported by the EPSRC grant EP/X037029/1. Brijesh Dongol is supported

by VeTSS and EPSRC projects EP/Y036425/1, EP/X037142/1, EP/X015149/1, EP/V038915/1, and EP/R025134/2. Ori Lahav is supported by the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme (grant agreement no. 851811) and the Israel Science Foundation (grant number 814/22). Azalea Raad is supported by a UKRI fellowship MR/V024299/1, by the EPSRC grant EP/X037029/1, and by VeTSS.

REFERENCES

Parosh Aziz Abdulla, Mohamed Faouzi Atig, Ahmed Bouajjani, K. Narayan Kumar, and Prakash Saivasan. 2021. Deciding Reachability under Persistent X86-TSO. *Proc. ACM Program. Lang.* 5, POPL, Article 56 (Jan. 2021), 32 pages. <https://doi.org/10.1145/3434337>

Parosh Aziz Abdulla, Mohamed Faouzi Atig, and Tuan-Phong Ngo. 2015. The Best of Both Worlds: Trading Efficiency and Optimality in Fence Insertion for TSO. In *Proceedings of the 24th European Symposium on Programming on Programming Languages and Systems - Volume 9032*. Springer-Verlag New York, Inc., New York, NY, USA, 308–332. https://doi.org/10.1007/978-3-662-46669-8_13

Marcos K. Aguilera, Naama Ben-David, Rachid Guerraoui, Virendra J. Marathe, and Igor Zablotchi. 2019. The Impact of RDMA on Agreement. In *Proceedings of the 2019 ACM Symposium on Principles of Distributed Computing, PODC 2019, Toronto, ON, Canada, July 29 - August 2, 2019*, Peter Robinson and Faith Ellen (Eds.). ACM, 409–418. <https://doi.org/10.1145/3293611.3331601>

Jade Alglave, Will Deacon, Richard Grisenthwaite, Antoine Hacquard, and Luc Maranget. 2021. Armed Cats: Formal Concurrency Modelling at Arm. *ACM Trans. Program. Lang. Syst.* 43, 2 (2021), 8:1–8:54. <https://doi.org/10.1145/3458926>

Jade Alglave, Luc Maranget, Paul E. McKenney, Andrea Parri, and Alan Stern. 2018. Frightening Small Children and Disconcerting Grown-Ups: Concurrency in the Linux Kernel. *SIGPLAN Not.* 53, 2 (March 2018), 405–418. <https://doi.org/10.1145/3296957.3177156>

Jade Alglave, Luc Maranget, and Michael Tautschmig. 2014. Herding Cats: Modelling, Simulation, Testing, and Data Mining for Weak Memory. *ACM Trans. Program. Lang. Syst.* 36, 2 (2014), 7:1–7:74. <https://doi.org/10.1145/2627752>

Guillaume Ambal, Brijesh Dongol, Haggai Eran, Vasileios Klimis, Ori Lahav, and Azalea Raad. 2024. Project page for Semantics of Remote Direct Memory Access. <https://www.soundandcomplete.org/papers/OOPSLA2024/RDMA>

Don Anderson. 1999. *FireWire system architecture* (2nd ed.). IEEE 1394a. Addison-Wesley Longman Publishing Co., Inc., USA.

Mark Batty, Scott Owens, Susmit Sarkar, Peter Sewell, and Tjark Weber. 2011. Mathematizing C++ Concurrency. In *Proceedings of the 38th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages* (Austin, Texas, USA) (POPL '11). ACM, New York, NY, USA, 55–66. <https://doi.org/10.1145/1926385.1926394>

John Bender and Jens Palsberg. 2019. A Formalization of Java's Concurrent Access Modes. *Proc. ACM Program. Lang.* 3, OOPSLA, Article 142 (Oct. 2019), 28 pages. <https://doi.org/10.1145/3360568>

Eleni Vafeidi Bila, Brijesh Dongol, Ori Lahav, Azalea Raad, and John Wickerson. 2022. View-Based Owicki–Gries Reasoning for Persistent x86-TSO. In *Programming Languages and Systems*, Ilya Sergey (Ed.). Springer International Publishing, Cham, 234–261.

M. S. Birrittella, M. Debbage, R. Huggahalli, J. Kunz, T. Lovett, T. Rimmer, K. D. Underwood, and R. C. Zak. 2015. Intel Omni-Path Architecture: Enabling scalable, high performance fabrics. In *2015 IEEE 23rd Annual Symposium on High-Performance Interconnects (HOTI) (HOTI 2015)*. 1–9. <https://doi.org/10.1109/HOTI.2015.22>

Ahmed Bouajjani, Egor Derevenetc, and Roland Meyer. 2013. Checking and Enforcing Robustness against TSO. In *ESOP 2013 (LNCS, Vol. 7792)*. Springer, 533–553. https://doi.org/10.1007/978-3-642-37036-6_29

Soham Chakraborty and Viktor Vafeiadis. 2019. Grounding Thin-Air Reads with Event Structures. *Proc. ACM Program. Lang.* 3, POPL, Article 70 (Jan. 2019), 28 pages. <https://doi.org/10.1145/3290383>

Kyeongmin Cho, Sung-Hwan Lee, Azalea Raad, and Jeehoon Kang. 2021. Revamping Hardware Persistency Models: View-Based and Axiomatic Persistency Models for Intel-X86 and Armv8. In *Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation (Virtual, Canada) (PLDI 2021)*. Association for Computing Machinery, New York, NY, USA, 16–31. <https://doi.org/10.1145/3453483.3454027>

Andrei Marian Dan, Patrick Lam, Torsten Hoefler, and Martin Vechev. 2016. Modeling and Analysis of Remote Memory Access Programming. *SIGPLAN Not.* 51, 10 (oct 2016), 129–144. <https://doi.org/10.1145/3022671.2984033>

D. Dunning, G. Regnier, G. McAlpine, D. Cameron, B. Shubert, F. Berry, A.M. Merritt, E. Gronke, and C. Dodd. 1998. The Virtual Interface Architecture. *IEEE Micro* 18, 2 (1998), 66–76. <https://doi.org/10.1109/40.671404>

Shaked Flur, Kathryn E. Gray, Christopher Pulte, Susmit Sarkar, Ali Sezgin, Luc Maranget, Will Deacon, and Peter Sewell. 2016. Modelling the ARMv8 Architecture, Operationally: Concurrency and ISA. In *Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages* (St. Petersburg, FL, USA) (POPL '16). Association for Computing Machinery, New York, NY, USA, 608–621. <https://doi.org/10.1145/2837614.2837615>

Robert Gerstenberger, Maciej Besta, and Torsten Hoefer. 2018. Enabling Highly Scalable Remote Memory Access Programming with MPI-3 One Sided. *Commun. ACM* 61, 10 (sep 2018), 106–113. <https://doi.org/10.1145/3264413>

IBTA. 2022. InfiniBand Architecture Specification Volume 1 Release 1.6. <https://www.infinibandta.org/ibta-specification/>.

InfiniBand Trade Association (IBTA). 2018. The RoCE Initiative. <https://www.infinibandta.org/roce-initiative/> (Accessed: July 2023).

Jeehoon Kang, Chung-Kil Hur, Ori Lahav, Viktor Vafeiadis, and Derek Dreyer. 2017. A Promising Semantics for Relaxed-Memory Concurrency. *SIGPLAN Not.* 52, 1 (Jan. 2017), 175–189. <https://doi.org/10.1145/3093333.3009850>

Artem Khyzha and Ori Lahav. 2021. Taming X86-TSO Persistency. *Proc. ACM Program. Lang.* 5, POPL, Article 47 (Jan. 2021), 29 pages. <https://doi.org/10.1145/3434328>

Michalis Kokologiannakis, Ilya Kaysin, Azalea Raad, and Viktor Vafeiadis. 2021. PerSeVerE: Persistency Semantics for Verification under Ext4. *Proc. ACM Program. Lang.* 5, POPL, Article 43 (jan 2021), 29 pages. <https://doi.org/10.1145/3434324>

Ori Lahav and Udi Boker. 2020. Decidable verification under a causally consistent shared memory. In *PLDI 2020*, Alastair F. Donaldson and Emina Torlak (Eds.). ACM, 211–226. <https://doi.org/10.1145/3385412.3385966>

Ori Lahav, Nick Giannarakis, and Viktor Vafeiadis. 2016. Taming Release-Acquire Consistency. *SIGPLAN Not.* 51, 1 (Jan. 2016), 649–662. <https://doi.org/10.1145/2914770.2837643>

Ori Lahav, Viktor Vafeiadis, Jeehoon Kang, Chung-Kil Hur, and Derek Dreyer. 2017. Repairing Sequential Consistency in C/C++11. In *Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation* (Barcelona, Spain) (PLDI 2017). Association for Computing Machinery, New York, NY, USA, 618–632. <https://doi.org/10.1145/3062341.3062352>

Leslie Lamport. 1979. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. *IEEE Trans. Computers* 28, 9 (Sept. 1979), 690–691. <https://doi.org/10.1109/TC.1979.1675439>

Sung-Hwan Lee, Minki Cho, Anton Podkopaev, Soham Chakraborty, Chung-Kil Hur, Ori Lahav, and Viktor Vafeiadis. 2020. Promising 2.0: Global Optimizations in Relaxed Memory Concurrency. In *Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation* (London, UK) (PLDI 2020). Association for Computing Machinery, New York, NY, USA, 362–376. <https://doi.org/10.1145/3385412.3386010>

linux-rdma. 2018. RDMA core. <https://github.com/linux-rdma/rdma-core/> (Accessed: Jul. 2023).

Sela Mador-Haim, Luc Maranget, Susmit Sarkar, Kayvan Memarian, Jade Alglave, Scott Owens, Rajeev Alur, Milo M. K. Martin, Peter Sewell, and Derek Williams. 2012. An Axiomatic Memory Model for POWER Multiprocessors. In *Computer Aided Verification - 24th International Conference, CAV 2012, Berkeley, CA, USA, July 7-13, 2012 Proceedings (Lecture Notes in Computer Science, Vol. 7358)*, P. Madhusudan and Sanjit A. Seshia (Eds.). Springer, 495–512. https://doi.org/10.1007/978-3-642-31424-7_36

Jeremy Manson, William Pugh, and Sarita V. Adve. 2005. The Java Memory Model. In *Proceedings of the 32nd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages* (Long Beach, California, USA) (POPL '05). Association for Computing Machinery, New York, NY, USA, 378–391. <https://doi.org/10.1145/1040305.1040336>

Evgenii Moiseenko, Anton Podkopaev, Ori Lahav, Orestis Melkonian, and Viktor Vafeiadis. 2020. Reconciling Event Structures with Modern Multiprocessors (Artifact). *Dagstuhl Artifacts Series* 6, 2 (2020), 4:1–4:3. <https://doi.org/10.4230/DARTS.6.2.4>

Kyndylan Nienhuis, Kayvan Memarian, and Peter Sewell. 2016. An Operational Semantics for C/C++11 Concurrency. In *Proceedings of the 2016 ACM SIGPLAN International Conference on Object-Oriented Programming, Systems, Languages, and Applications* (Amsterdam, Netherlands) (OOPSLA 2016). Association for Computing Machinery, New York, NY, USA, 111–128. <https://doi.org/10.1145/2983990.2983997>

Stanko Novakovic, Alexandros Daglis, Edouard Bugnion, Babak Falsafi, and Boris Grot. 2014. Scale-out NUMA. In *Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems* (Salt Lake City, Utah, USA) (ASPLOS '14). Association for Computing Machinery, New York, NY, USA, 3–18. <https://doi.org/10.1145/2541940.2541965>

NVIDIA Corporation. 2021. NVIDIA BlueField-2 DPU. <https://www.nvidia.com/content/dam/en-zz/Solutions/Data-Center/documents/datasheet-nvidia-bluefield-2-dpu.pdf> (Accessed: Jul. 2023).

OpenFabrics. 2016. RDMA core. <https://ofiwg.github.io/libfabric/> (Accessed: Jul. 2023).

PCI-SIG. 2022. PCI Express Base Specification Revision 6.0 Version 1.0. <https://pcisig.com/pci-express-6-0-specification>.

Jean Pichon-Pharabod and Peter Sewell. 2016. A Concurrency Semantics for Relaxed Atomics That Permits Optimisation and Avoids Thin-Air Executions. In *Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages* (St. Petersburg, FL, USA) (POPL '16). Association for Computing Machinery, New York, NY, USA, 622–633. <https://doi.org/10.1145/2837614.2837616>

Anton Podkopaev, Ori Lahav, and Viktor Vafeiadis. 2017. Promising Compilation to ARMv8 POP. In *31st European Conference on Object-Oriented Programming (ECOOP 2017) (Leibniz International Proceedings in Informatics (LIPIcs), Vol. 74)*, Peter Müller (Ed.). Schloss Dagstuhl–Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 22:1–22:28. <https://doi.org/10.4230/LIPIcs.ECOOP.2017.22>

Anton Podkopaev, Ori Lahav, and Viktor Vafeiadis. 2019. Bridging the Gap Between Programming Languages and Hardware Weak Memory Models. *Proc. ACM Program. Lang.* 3, POPL, Article 69 (Jan. 2019), 31 pages. <https://doi.org/10.1145/3290382>

Christopher Pulte, Shaked Flur, Will Deacon, Jon French, Susmit Sarkar, and Peter Sewell. 2018. Simplifying ARM Concurrency: Multicopy-atomic Axiomatic and Operational Models for ARMv8. *Proc. ACM Program. Lang.* 2, POPL, Article 19 (Dec. 2018), 29 pages. <https://doi.org/10.1145/3158107>

Christopher Pulte, Jean Pichon-Pharabod, Jeehoon Kang, Sung-Hwan Lee, and Chung-Kil Hur. 2019. Promising-ARM/RISC-V: A Simpler and Faster Operational Concurrency Model. In *Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation* (Phoenix, AZ, USA) (PLDI 2019). Association for Computing Machinery, New York, NY, USA, 1–15. <https://doi.org/10.1145/3314221.3314624>

Azalea Raad, Ori Lahav, and Viktor Vafeiadis. 2018. On Parallel Snapshot Isolation and Release/Acquire Consistency. In *Programming Languages and Systems*, Amal Ahmed (Ed.). Springer International Publishing, Cham, 940–967.

Azalea Raad, Ori Lahav, and Viktor Vafeiadis. 2019a. On the Semantics of Snapshot Isolation. In *Verification, Model Checking, and Abstract Interpretation*, Constantin Enea and Ruzica Piskac (Eds.). Springer International Publishing, Cham, 1–23.

Azalea Raad, Ori Lahav, and Viktor Vafeiadis. 2020a. Persistent Owicki-Gries Reasoning: A Program Logic for Reasoning about Persistent Programs on Intel-X86. *Proc. ACM Program. Lang.* 4, OOPSLA, Article 151 (nov 2020), 28 pages. <https://doi.org/10.1145/3428219>

Azalea Raad, Luc Maranget, and Viktor Vafeiadis. 2022. Extending Intel-X86 Consistency and Persistency: Formalising the Semantics of Intel-X86 Memory Types and Non-Temporal Stores. *Proc. ACM Program. Lang.* 6, POPL, Article 22 (jan 2022), 31 pages. <https://doi.org/10.1145/3498683>

Azalea Raad and Viktor Vafeiadis. 2018. Persistence Semantics for Weak Memory: Integrating Epoch Persistency with the TSO Memory Model. *Proc. ACM Program. Lang.* 2, OOPSLA, Article 137 (Oct. 2018), 27 pages. <https://doi.org/10.1145/3276507>

Azalea Raad, John Wickerson, Gil Neiger, and Viktor Vafeiadis. 2020b. Persistency Semantics of the Intel-X86 Architecture. *Proc. ACM Program. Lang.* 4, POPL, Article 11 (Dec. 2020), 31 pages. <https://doi.org/10.1145/3371079>

Azalea Raad, John Wickerson, and Viktor Vafeiadis. 2019b. Weak Persistency Semantics from the Ground Up: Formalising the Persistency Semantics of ARMv8 and Transactional Models. *Proc. ACM Program. Lang.* 3, OOPSLA, Article 135 (Oct. 2019), 27 pages. <https://doi.org/10.1145/3360561>

Renato J. Recio, Paul R. Culley, Dave Garcia, Bernard Metzler, and Jeff Hilland. 2007. A Remote Direct Memory Access Protocol Specification. RFC 5040. <https://doi.org/10.17487/RFC5040>

Susmit Sarkar, Peter Sewell, Jade Alglave, Luc Maranget, and Derek Williams. 2011. Understanding POWER Multiprocessors. In *Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation* (San Jose, California, USA) (PLDI '11). Association for Computing Machinery, New York, NY, USA, 175–186. <https://doi.org/10.1145/1993498.1993520>

Peter Sewell, Susmit Sarkar, Scott Owens, Francesco Zappa Nardelli, and Magnus O. Myreen. 2010. X86-TSO: A Rigorous and Usable Programmer's Model for x86 Multiprocessors. *Commun. ACM* 53, 7 (July 2010), 89–97. <https://doi.org/10.1145/1785414.1785443>

Alexander Shpiner, Eitan Zahavi, Omar Dahley, Aviv Barnea, Rotem Damsker, Gennady Yekelis, Michael Zus, Eitan Kuta, and Dean Baram. 2017. RoCE Rocks without PFC: Detailed Evaluation. In *Proceedings of the Workshop on Kernel-Bypass Networks* (Los Angeles, CA, USA) (KBNets '17). Association for Computing Machinery, New York, NY, USA, 25–30. <https://doi.org/10.1145/3098583.3098588>

SPARC. 1992. *The SPARC Architecture Manual: Version 8*. Prentice-Hall, Inc., Upper Saddle River, NJ, USA.

S. Van Doren. 2019. Abstract - HOTI 2019: Compute Express Link. In *2019 IEEE Symposium on High-Performance Interconnects (HOTI) (HOTI 2019)*, 18–18. <https://doi.org/10.1109/HOTI.2019.00017>

Xingda Wei, Jiaxin Shi, Yanzhe Chen, Rong Chen, and Haibo Chen. 2015. Fast In-Memory Transaction Processing Using RDMA and HTM. In *Proceedings of the 25th Symposium on Operating Systems Principles* (Monterey, California) (SOSP '15). Association for Computing Machinery, New York, NY, USA, 87–104. <https://doi.org/10.1145/2815400.2815419>

Shale Xiong, Andrea Cerone, Azalea Raad, and Philippa Gardner. 2020. Data Consistency in Transactional Storage Systems: A Centralised Semantics. In *34th European Conference on Object-Oriented Programming (ECOOP 2020) (Leibniz International Proceedings in Informatics (LIPIcs), Vol. 166)*, Robert Hirschfeld and Tobias Pape (Eds.). Schloss Dagstuhl–Leibniz-Zentrum für Informatik, Dagstuhl, Germany, 21:1–21:31. <https://doi.org/10.4230/LIPIcs.ECOOP.2020.21>

Yibo Zhu, Haggai Eran, Daniel Firestone, Chuanxiong Guo, Marina Lipshteyn, Yehonatan Liron, Jitendra Padhye, Shachar Raindel, Mohamad Haj Yahia, and Ming Zhang. 2015. Congestion Control for Large-Scale RDMA Deployments. In *Proceedings of the 2015 ACM Conference on Special Interest Group on Data Communication* (London, United Kingdom) (SIGCOMM '15). Association for Computing Machinery, New York, NY, USA, 523–536. <https://doi.org/10.1145/2785956.2787484>

A LITMUS TESTS

In this section, we present a wide range of RDMA tests exhibiting different weak behaviours. We always use at least two nodes, and do not discuss tests on CPU concurrency (such as the one of Fig. 1) as they simply follow the known behaviours of the usual TSO concurrency.

By convention, a , b , c , and d can be seen as local locations and are not used by other threads. There are always initialised to 0, even if not mentioned. We use names x , y , z , v , and w for locations accessed by multiple threads.

In each example, we number threads T1, T2, T3, etc., and nodes N1, N2, etc., from left to right.

For each litmus test, we use the following check-marks to annotate the given behaviours:

- ✗ The behaviour is *not* allowed by the specification, and effectively we did *not* observe it in our testing.
- ✓ The behaviour *is* allowed by the specification, and we *did* observe it in our testing.
- ✓* The behaviour *is* allowed by the specification, but we did *not* observe it in our testing. In most cases, this is because modern hardware and setups do *not* allow it.

A.1 Limitations of Experimental Behaviours

While the RDMA semantics specification allows for a wide range of weak behaviours, current hardware and setups do not take full advantage of this weakness.

The main offender is when polling a put operation (see e.g. test **MP3**). The semantics allows for the write to be delayed after the return of the completion notification. In practice, **wbR** is part of the PCIe domain and the write cannot be reordered with respect to other instructions, such as completion notifications of queue pairs of the remote node. As such, we do not expect to observe any behaviour using this feature of the specification.

A.2 Single-Threaded

ST1	ST2	ST3	ST4	ST5
$x=0$ $z=0$	$x=0$ $z=0$	$x=0$ $z=0$	$x=0$ $z=0$	$x=0$ $z=1$ $y=2$
$x := 1$ $z^2 := x$	$z^2 := x$ $x := 1$	$z^2 := x$ $\text{poll}(2)$ $x := 1$	$z^2 := x$ $z^2 := x$ $\text{poll}(2)$ $x := 1$	$x := z^2$ $x := y^3$
$z = 0$ ✗	$z = 1$ ✓	$z = 1$ ✗	$z = 1$ ✓	$z = 1$ ✓
ST6	ST7	ST8	ST9	
$x=0$ $z=1$ $y=2$	$x=1$ $y=z=0$	$x = 1$ $y=z=0$	$x = 1$ $y=z=0$	
$y^3 := x$ $x := z^2$	$z^2 := x$ $x := y^2$	$x := y^2$ $z^2 := x$	$x := y^2$ rfence (2) $z^2 := x$	
$y = 0$ ✓	$z = 0$ ✗	$z = 1$ ✓	$z = 1$ ✗	

Fig. 10. Single-Threaded Litmus Tests.

Figure 10 contains a copy of the single-threaded examples of Fig. 2. All allowed behaviours are observable in practice.

A.3 Message Passing

The examples are presented in Fig. 11.

MP1		MP2		MP3	
	$x, y = 0$		$y = 0$		$x = 0$
$x^2 := 1$	$a := y$	$x := 1$	$a := y$	$x^2 := 1$	$a := y^1$
$y^2 := 1$	$b := x$	$y^2 := 1$	$b := x^1$	$y := 1$	
$(a, b) = (1, 0)$ X		$(a, b) = (1, 0)$ X		$(a, b) = (1, 0)$ ✓*	
MP3bis		MP4		MP4bis	
$y = 0$	$x = 0$	$x, y = 0$		$x, y = 0$	
$x^2 := 1$	$a := y^1$	$x := 1$	$a := y^1$	$x := 1$	$a := y^1$
$y := 1$	$b := x$	$y := 1$	$b := x^1$	$y := 1$	$r\text{fence } (1)$
$(a, b) = (1, 0)$ ✓		$(a, b) = (1, 0)$ ✓*		$(a, b) = (1, 0)$ X	

Fig. 11. Message Passing Litmus Tests.

If x is on T1 and y on T2, the weak behaviour is not possible: both $(x := 1)$ and $(a := y)$ are local, so one has to finish first before the remote operations can start. If both are in T2, local read order and remote write order (on the same queue pair) are preserved so this is not possible.

If x is on T2 and y on T1 we can observe this behaviour (**MP3bis**) as remote operations can be delayed after local ones. Following the semantics of the paper, even poll instructions cannot prevent this (see test **MP3**), as they do not force a flush of the wb_R buffer. We can block $(x^2 := 1)$ in wb_R before executing $(y := 1)$, $(a := y^1)$, and $(b := x)$ in order. In practice, we do not expect **MP3** to be observable.

This behaviour is also allowed for x and y both on T1 (test **MP4**), because we can reorder remote reads. We first send both $(a := y^1)$ and $(b := x^1)$ to out_R . Next, we read the value of x to transform the second instruction to $(b := 0)$. Then we fully execute $(x := 1)$ and $(y := 1)$. We can finally read y and execute $(a := 1)$ and $(b := 0)$. Note that, while we believe this behaviour should be possible in practice, we did not yet observe it in our testing. This would require manipulating the packets of the network and create a race between the answer packets and the resend of the work requests.

This behaviour can be prevented with an $r\text{fence}$ or a poll instruction between the two remote operations (e.g., **MP4bis**).

A.4 Store Buffering

The examples are in Fig. 12.

If x is on T1 and y is on T2, this is not possible: both writing on x and y are local and one has to finish first before the remote reads can start.

If x and y are on the same node, the remote read on x flushes the remote write on y , so an $mfence$ can prevent the behaviour. However, the weak behaviour is possible without $mfence$.

If x is on T2 and y is on T1, even poll instructions are not enough to prevent this, as they do not flush remote writes. Once again, we do not expect **SB3** to be observable in practice.

A.5 Load Buffering

The examples are in Fig. 13.

SB1		SB2		SB3		SB3bis	
$x = 0$	$y = 0$	$x, y = 0$		$y = 0$	$x = 0$	$y = 0$	$x = 0$
$x := 1$ $a := y^2$	$y := 1$ $b := x^1$	$x := 1$ mfence $a := y$	$y^1 := 1$ $b := x^1$	$x^2 := 1$ $\text{poll}(2)$ $a := y$	$y^1 := 1$ $\text{poll}(1)$ $b := x$	$x^2 := 1$ $a := y$	$y^1 := 1$ $b := x$
$(a, b) = (0, 0) \text{ } \times$		$(a, b) = (0, 0) \text{ } \times$		$(a, b) = (0, 0) \text{ } \checkmark^*$		$(a, b) = (0, 0) \text{ } \checkmark$	
same for the symmetric							

Fig. 12. Store Buffering Litmus Tests.

LB1		LB2		LB3		LB3bis	
$y = 0$	$x = 0$	$x, y = 0$		$x = 0$	$y = 0$	$x = 0$	$y = 0$
$a := y$ $x^2 := 1$	$b := x$ $y^1 := 1$	$a := y$ $x := 1$	$b := x^1$ $y^1 := 1$	$a := y^2$ $x := 1$	$b := x^1$ $y := 1$	$a := y^2$ $\text{poll}(2)$ $x := 1$	$b := x^1$ $\text{poll}(1)$ $y := 1$
$(a, b) = (1, 1) \text{ } \times$		$(a, b) = (1, 1) \text{ } \checkmark$		$(a, b) = (1, 1) \text{ } \checkmark$		$(a, b) = (1, 1) \text{ } \times$	
same for the symmetric							

Fig. 13. Load Buffering Litmus Tests.

If x is on T2 and y is on T1, this is not possible: both reads on x and y are local and one has to finish first before the remote reads can start. The other 3 cases can present this behaviour.

If x and y are on the same process (wlog, let us assume T1), we can launch the get ($b := x^1$) and make it wait in the out_R buffer. Then we can make ($y^1 := 1$), ($a := y$), and ($x := 1$) fully execute in order, before finally reading ($x = 1$) to write ($b = 1$). This happens because remote write can take effect before a previous remote read. Note that adding an rfence (1) instruction on T2 would prevent this behaviour.

If x is on T1 and y on T2, we can proceed similarly. We can even observe this behaviour with one poll instruction. We make ($b := x^1$) wait in out_R , which does not prevent the local instruction ($y := 1$) from executing, and we can finish as previously. Using two poll instructions would prevent the behaviour.

A.6 Independent Reads of Independent Writes

The threads T2 and T3 will always agree on the values of x and y . To obtain this behaviour, we thus need to reorder the read operations. This can be done as long as one of T2/T3 makes a remote read followed by a local read. The strategy is similar to the one for Load Buffering above, and it can resist one poll instruction. See **IRIW1** in Fig. 14 as an example.

We start with ($c := x^1$) and let the operation stuck in out_R . Then we fully execute ($d := y$), ($y := 1$), ($a := y^2$), ($b := x$), and ($x := 1$). Finally, we can terminate the operation ($c := x^1$) and get the desired behaviour. Similarly to previous tests, placing poll operations between remote and local operations would prevent this behaviour (see **IRIW2**).

A.7 2+2W

The examples are in Fig. 15.

IRIW1				IRIW2			
$x = 0$	$y = 0$	$x = 0$	$y = 0$	$x = 0$	$y = 0$	$x = 0$	$y = 0$
$x := 1$	$a := y^2$ $b := x$	$c := x^1$ $d := y$	$y := 1$	$a := y^2$ $b := x$	$c := x^1$ $d := y$	$y := 1$	
$(a, b, c, d) = (1, 0, 1, 0)$ ✓				$(a, b, c, d) = (1, 0, 1, 0)$ ✗			

Fig. 14. IRIW Litmus Tests.

2+2W1		2+2W2		2+2W3		2+2W3bis	
$x, y = 0$		$x = 0$	$y = 0$	$y = 0$	$x = 0$	$y = 0$	$x = 0$
$x := 2$	$y^1 := 2$	$x := 2$	$y := 2$	$x^2 := 2$ $\text{poll}(2)$ $y := 1$	$y^1 := 2$ $\text{poll}(1)$ $x := 1$	$x^2 := 2$ $y := 1$	$y^1 := 2$ $x := 1$
$(x, y) = (2, 2)$ ✗				$(x, y) = (2, 2)$ ✗			

same for the symmetric

Fig. 15. 2+2 Writes Litmus Tests.

Note that the tests assume that everything that can be executed is executed. For instance, on the first test **2+2W1**, we could have $(x = 2 \wedge y = 2)$ for a long time if the remote write $x^1 := 1$ takes time to leave wb_R and be committed to memory.

If x and y are on the same thread, this cannot happen because both local write order and remote write order (on the same queue pair) are preserved. If x is on T1 and y is on T2, this cannot happen: one of the local writes ($_ := 2$) has to finish before the remote operations can start.

If x is on T2 and y on T1, the behaviour can be observed, even with two poll instructions. Once again, polling does not force a message to arrive, so both remote writes can get stuck in the wb_R buffers long enough for both local writes to take effect. We expect **2+2W3bis** to be observable in practice, but not **2+2W3**.

A.8 Reordering different QP same node

In the semantics presented in this paper, each thread uses its own queue pair for each remote node. The semantics restricts reordering within a single queue pair, but does not limit reorderings on two queue pairs going from and to the same nodes.

QP1			
$y = 0$		$x, z = 0$	
$x^2 := 1$ $\text{poll}(2)$ $y := 1$	$a := y$ $z^2 := 1$	$b := z$ $c := x$	

$$(a, b, c) = (1, 1, 0) \text{ ✓}^*$$

In this example, if $(a = 1)$ at the end, then the operation $(x^2 := 1)$ was sent to a \mathbf{wb}_R buffer on N2 before $(z^2 := 1)$ was sent to the beginning of the (T2/N2) queue pair. Then, $(b, c) = (1, 0)$ asserts that $(z^2 := 1)$ took effect before $(x^2 := 1)$, which is allowed by our semantics.

In practice, the (T1/N2) and (T2/N2) queue pairs would very likely use the same NIC and the operations of the two \mathbf{wb}_R buffers cannot be reordered, which would prevent this behaviour allowed by the specification.

A.9 Read From Future

A remote write can overtake a remote read. But it then has to overtake all previous pending remote reads. If a get looks up a value from a future put, then other gets executed after have to consider puts up to this future.

RFF1	
$z = 0$	$x, y = 0$
$z := x^2$	$y := z^1$
$a := y^2$	$\text{poll}(1)$
$y^2 := 2$	$b := y$
$x^2 := 1$	

$$(a, b) = (1, 1) \checkmark \quad (a, b) = (1, 2) \times$$

In this example, $(a = 1)$ means that $(z := x^2)$ and $(y := z^1)$ executed before $(a := y^2)$. Since $(z := x^2)$ read from the future operation $(x^2 := 1)$, necessarily $(a := y^2)$ has to consider $(y^2 := 2)$. $(a = 1)$ thus implies that $(y^2 := 2)$ executed before $(y := z^1)$, and that the final value of y is 1.

A.10 coreRMA comparison

coreRMA from [Dan et al. \[2016\]](#) does not allow for behaviours **SB3** and **2+2W3**, even without their In-Order Routing (IOR) axiom. These two examples rely on the fact that poll operations do not wait for \mathbf{wb}_R to be empty. coreRMA also does not allow for behaviours such as **MP4**, where remote reads are reordered.

On the other hand, unlike our semantics, coreRMA allows (even with IOR) for the following three behaviours of Fig. 16, as discussed in Section 6.

RRPR3		CRMA1			CRMA2	
$x, y = 1$	$z = 0$	$x = 0$		$y = 0$	$z = 0$	$x, y = 0$
$x := z^2$		$x := y^2$		$y := 2$	$z := 1$	$z^2 := x$
$y := z^2$		$\text{flush}(2)$			$b := z$	$w^2 := y$
$a := y$		$z^3 := x$				$y := 2$
$b := x$		$a := x$				$x := 2$

$$(a, b) = (0, 1) \times$$

$$(a, b) = (2, 0) \times$$

$$(a, b) = (2, 0) \times$$

Fig. 16. coreRMA Valid Litmus Tests.

In **RRPR3**, coreRMA allows the local writes on x and y to be reordered, while in our semantics they must occur in order.

In **CRMA1**, coreRMA allows $(z^3 := x)$ to be performed before $(x := y^2)$, while in our semantics (if we replace $\text{flush}(2)$ with $\text{poll}(2)$) we can stop the reordering.

In **CRMA2**, coreRMA allows the local read parts of $(z^2 := x)$ and $(w^2 := y)$ to be reordered, while RDMA^{TSO} does not.

A.11 Observing pending writes in wb_L and wb_R

NIC reads flush their corresponding wb_L or wb_R buffer. Intuitively, one could think that this would be enough to stop weak behaviours related to these buffers. But it is possible to observe events in-between the moment a write is sent to these buffers and before it is committed to memory.

GFP1		GFP2		GFG	
$x = 0$	$y, z = 0$	$x = 0$	$y, z = 0$	$x, y = 0$	$w, z = 0$
$x := z^2$		$x := z^2$		$x := z^2$	
rfence (2)		rfence (2)		rfence (2)	
$t := 1$		$a := y$		$y := w^2$	
$y^2 := t$		$x^1 := 2$		$w := 1$	
$b := x$		$b := x$		$w := 2$	
$c := x$		$c := x$		$a := x$	
				$b := x$	
				$c := y$	
$(a, b, c) = (1, 2, 0)$ X		$(a, b, c) = (1, 2, 0)$ ✓		$(a, b, c) = (3, 0, 1)$ ✓*	

Fig. 17. Observing wb_R and wb_L Litmus Tests.

As explained in the overview—notably with the example of Fig. 3d—a poll operation does not flush the wb_R buffer, which explain why modelling it is required. But the rfence operation does not flush the wb_L buffer either. The examples of Fig. 17 show some possible weak behaviours, explaining the need to model wb_L .

The behaviour **GFP1** is not allowed, because the NIC local read of $(y^2 := t)$ flushes the write on z .

However, if we assume that $(y^2 := 1)$ does not perform a NIC read (i.e., inlining the data, which is allowed but not part of the definitions of this paper), then **GFP2** shows that, even with the remote fence, the later operation can fully execute before $(x := 0)$ is committed to memory. Note that this is not allowed by the semantics of this paper, as we do not model inlined data, and simplified the semantics by assuming puts necessarily perform a NIC local read.

Similarly, **GFG** shows that the remote read on w^2 can still happen before $(x := 0)$ is committed to memory. While allowed in theory, we did not manage to exhibit this behaviour in our testing.

A.12 Propensity of weak behaviours

Most of the weak behaviours presented in this appendix do not occur unless the whole system is stressed in specific ways. Table 18 summarises the techniques we employed for each test and how often we observe the weak behaviours once the setup has been adapted for this specific test.

Litmus test	Rate	Notes and techniques used
ST2	~ 02%	No delay between the two operations
ST4	~ 68%	Requires stress load (ib_write_bw)
ST5	~ 02%	No need for stress load
ST6	~ 40%	Had to stress the Completion Queues of both nodes
ST8	~ 65%	Need random delay between the two operations
MP3	0%	This behaviour does not occur on current hardware.
MP3bis	~ 100%	Systematic with background load on the system
MP4	0%	Have not observed it yet...
SB3	0%	This behaviour does not occur on current hardware.
SB3bis	~ 100%	Systematic with stress load (ib_write_bw)
LB2	~ 03%	Observed with random CPU delays combined with background load
LB3	~ 98%	Very frequent with stress load (ib_write_bw)
IRIW1	~ 05%	Occurs sometimes even without background load
2+2W3	0%	This behaviour does not occur on current hardware.
2+2W3bis	~ 90%	Requires background load
QP1	0%	This behaviour does not occur on current hardware.
RFF1	< 0.5%	Occurs (rarely) even without background load
GFP2	rare	Observed on only one of our two setups, using 128 Queue Pairs
GFG	0%	Have not observed it yet...

Fig. 18. Occurrence rates of weak behaviours and testing notes

B SIMPLIFIED OPERATIONAL SEMANTICS

As presented in §3.2, all six buffers of the queue-pair pipeline are FIFO (entries are processed when they reach the head of a buffer) and they simply forward entries in order. While this structure closely mimics the hardware implementation, conceptually it is rather elaborate; indeed, equivalent semantics can be achieved with a simpler pipeline. In this section, we show an equivalent simplified operational semantics.

B.1 Definitions

$$\begin{array}{c}
 \frac{\text{sqp.pipe} = \alpha \cdot (\text{rfence } \bar{n})}{M, \text{sqp} \rightarrow_{\text{sqp}} M, \text{sqp}[\text{pipe} \mapsto \alpha]} \quad \frac{\text{sqp.pipe} = \alpha \cdot (\bar{y} := x) \cdot \beta \quad \text{wb}_L \in \{\text{cn}\}^*}{\beta \in \{\bar{y}' := v', x' := \bar{y}', x' := v', \text{ack}_p\}^*} \\
 \frac{\text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha \cdot \text{ack}_p \cdot \beta] [\text{wb}_R \mapsto (\bar{y} := v) \cdot \text{sqp.wb}_R]}{M, \text{sqp} \rightarrow_{\text{sqp}} M, \text{sqp}'} \quad \frac{\text{sqp.wb}_R = \alpha \cdot (\bar{y} := v)}{M, \text{sqp} \rightarrow_{\text{sqp}} M[\bar{y} \mapsto v], \text{sqp}[\text{wb}_R \mapsto \alpha]} \\
 \hline
 \frac{\text{sqp.pipe} = \alpha \cdot (\bar{y} := v) \cdot \beta \quad \beta \in \{x' := \bar{y}', x' := v', \text{ack}_p\}^*}{\text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha \cdot \text{ack}_p \cdot \beta] [\text{wb}_R \mapsto (\bar{y} := v) \cdot \text{sqp.wb}_R]} \quad \frac{\text{sqp.pipe} = \alpha \cdot (x := \bar{y}) \cdot \beta \quad \beta \in \{x' := \bar{y}', x' := v', \text{ack}_p\}^*}{\text{sqp.wb}_R = \varepsilon} \\
 \frac{\text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha] [\text{wb}_L \mapsto \text{cn} \cdot \text{sqp.wb}_L]}{M, \text{sqp} \rightarrow_{\text{sqp}} M, \text{sqp}'} \quad \frac{\text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha \cdot (x := M(\bar{y})) \cdot \beta]}{M, \text{sqp} \rightarrow_{\text{sqp}} M, \text{sqp}'}
 \end{array}$$

$$\frac{\text{sqp.pipe} = \alpha \cdot (x := v)}{\text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha] [\text{wb}_L \mapsto \text{cn} \cdot (x := v) \cdot \text{sqp.wb}_L]} \quad \frac{\text{sqp.wb}_L = \alpha \cdot (x := v) \cdot \beta \quad \beta \in \{\text{cn}\}^*}{\text{sqp}' = \text{sqp}[\text{wb}_L \mapsto \alpha \cdot \beta]}$$

$$\frac{\text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha] [\text{wb}_L \mapsto \text{cn} \cdot (x := v) \cdot \text{sqp.wb}_L]}{M, \text{sqp} \rightarrow_{\text{sqp}} M, \text{sqp}'} \quad \frac{\text{sqp.wb}_L = \alpha \cdot (x := v) \cdot \beta \quad \beta \in \{\text{cn}\}^*}{M, \text{sqp} \rightarrow_{\text{sqp}} M[x \mapsto v], \text{sqp}'}$$

Fig. 19. Queue-pair transitions of the simplified RDMA^{TSO} operational semantics

We replace the four buffers in the middle of a queue pair, namely req_L , in_R , out_R and rsp_L , with a *single buffer*, pipe , resulting in a queue pair comprising pipe , wb_L and wb_R . We retain wb_L and wb_R as separate entities to model the delayed propagation of NIC local (in wb_L) and remote (in wb_R) writes.

We note $\text{Pipe}_n^{\bar{n}} \triangleq \{y^{\bar{n}} := x^n, y^{\bar{n}} := v, \text{ack}_p, x^n := y^{\bar{n}}, x^n := v, \text{rfence } \bar{n}\}^*$ the type of pipe buffers from a node n towards a remote note \bar{n} . A pipe buffer can contain puts, gets, simplified puts and gets (with values), acknowledgements, and remote fences.

A *simple queue pair* is then modeled as a tuple $\text{sqp} \in \text{SQPair}_n^{\bar{n}} \triangleq \text{Pipe}_n^{\bar{n}} \times \text{WBR}_n^{\bar{n}} \times \text{WBL}_n^{\bar{n}}$.

Given a sequence α and a set S , we write $\alpha \in S^*$ to denote that all entries in α are drawn from S . The simplified queue-pair transitions in Fig. 19 operate on simplified queue pairs and describe the progress of remote operations through the simplified pipeline. Specifically, as in_R , out_R and rsp_L are now captured by pipe , we process an rfence by simply removing it when it is at the head of pipe (first transition). The next four transitions describe how a put $\bar{y} := x$ is processed by obtaining the value of x (second transition, capturing step P_1), forwarding it to wb_R (third transition, step P_2), propagating it to the memory (fourth transition, steps P_3 – P_4), and producing its completion notification (fifth transition, step P_5). Analogously, the next three transitions describe how a get $x := \bar{y}$ is processed by fulfilling the value of \bar{y} (sixth transition, capturing steps G_1 – G_4), forwarding it to wb_L (penultimate transition, step G_5) and propagating its result to memory (last transition, step G_6).

$M \in \text{Mem} \triangleq \text{Loc} \rightarrow \text{Val}$	$B \in \text{SBMap} \triangleq \lambda t \in \text{Tid}. \text{SBuf}_{n(t)}$
$QP \in \text{SQPMap} \triangleq \lambda t. (\lambda \bar{n}(t). \text{SQPair}_{\bar{n}})$	$b \in \text{SBuf}_{\bar{n}} \triangleq \{x^n := v, y^{\bar{n}} := x^n, x^n := y^{\bar{n}}, \text{rfence } \bar{n}\}^*$
$\text{sqp} \in \text{SQPair}_{\bar{n}} \triangleq \text{Pipe}_{\bar{n}} \times \text{WBR}_{\bar{n}} \times \text{WBL}_{\bar{n}}$	$\text{wb}_R \in \text{WBR}_{\bar{n}} \triangleq \{y^{\bar{n}} := v\}^*$
$\text{pipe} \in \text{Pipe}_{\bar{n}} \triangleq \{y^{\bar{n}} := x^n, y^{\bar{n}} := v, \text{ack}_p, x^n := y^{\bar{n}}, x^n := v, \text{rfence } \bar{n}\}^*$	$\text{wb}_L \in \text{WBL}_{\bar{n}} \triangleq \{\text{cn}, x^n := v\}^*$
<hr/>	<hr/>
$B' = B[t \mapsto (x := v) \cdot B(t)]$	$(M \triangleleft B(t))(x) = v$
$M, B, QP \xrightarrow{t:1W(x,v)} M, B', QP$	$B(t) = \varepsilon \quad M(x) = v_1$
$B(t) = \varepsilon \quad M(x) = v$	$B(t) = \varepsilon$
$M, B, QP \xrightarrow{t:\text{CASF}(x,v)} M, B, QP$	$M, B, QP \xrightarrow{t:\text{R}(x,v)} M, B, QP$
$\text{rc}^n \in \{x := y^{\bar{n}}, y^{\bar{n}} := x, \text{rfence } \bar{n}\}$	$\text{QP}(t)(\bar{n}) = \text{sqp}$
$B(t) = b \cdot \text{rc}^n$	$\text{sqp}' = \text{sqp}[\text{pipe} \mapsto \text{rc}^n \cdot \text{sqp.pipe}]$
<hr/>	<hr/>
$M, B, QP \xrightarrow{t:\varepsilon} M, B[t \mapsto b], QP[t \mapsto QP(t)[\bar{n} \mapsto \text{sqp}']]$	<hr/>
$B' = B[t \mapsto (x := \bar{y}) \cdot B(t)]$	$B' = B[t \mapsto (\bar{y} := x) \cdot B(t)]$
$M, B, QP \xrightarrow{t:\text{Get}(x,\bar{y})} M, B', QP$	$M, B, QP \xrightarrow{t:\text{Put}(\bar{y},x)} M, B', QP$
$\text{QP}(t)(\bar{n}) = \text{sqp} \quad \text{sqp}.wb_L = \alpha \cdot \text{cn} \quad \text{sqp}' = \text{sqp}[\text{wb}_L \mapsto \alpha]$	$B' = B[t \mapsto (\text{rfence } \bar{n}) \cdot B(t)]$
$M, B, QP \xrightarrow{t:\text{P}(\bar{n})} M, B, QP[t \mapsto QP(t)[\bar{n} \mapsto \text{sqp}']]$	$M, QP(t)(\bar{n}) \xrightarrow{\text{sqp}} M', B, QP[t \mapsto QP(t)[\bar{n} \mapsto \text{sqp}']]$
with $(M \triangleleft \alpha)(x) \triangleq \begin{cases} v & \text{if } \alpha = \beta \cdot (x := v) \cdot - \wedge \forall v'. x := v' \notin \beta \\ M(x) & \text{if } \forall v. x := v \notin \alpha \end{cases}$	<hr/>

Fig. 20. RDMA^{TSO} simplified hardware domains (above) and hardware transitions (below)

We keep the program transitions from the concrete operational semantics (Fig. 6). The hardware transitions of our simplified semantics, in Fig. 20, is almost identical to the previous one (Fig. 7). The only two differences are: (1) we use the simplified queue-pair transitions from Fig. 19; (2) new remote operations are added to the beginning of `pipe` (middle rule), since `reqL` no longer exists.

The simplified operational semantics then simply combines the program and hardware transition, similarly to Fig. 8.

B.2 Equivalence Proof

The simplified semantics described above, using the new queue-pair transitions (Fig. 19), is equivalent to the semantics defined in Section 3.2. The proof has been formalised in the Coq proof assistant. In this section, we provide an overview of the equivalence proof.

We split the previous queue-pair semantics (from Fig. 7) into two sets of rules in Fig. 21. (\rightarrow_s) is used when an action is moved from the end of a buffer to the beginning of the next. (\rightarrow_u) is used for visible actions: reads, writes, and actions of the wb_R and wb_L buffers. Since shifting rules do not modify the memory, we simplify them into a relation from queue pair to queue pair.

Definition B.1. We say that a 6-buffers queue pair $\langle \text{reqL}, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle$ is well-formed if the four main buffers respect the conditions of Figure 5. I.e.:

- $\text{reqL} \in \{\bar{y} := x, x := \bar{y}, \text{rfence } \bar{n}\}^*$
- $\text{in}_R \in \{\bar{y} := v, x := \bar{y}\}^*$

Internal Shifting Steps

$$\begin{array}{c}
 \text{req}_L = \text{req}'_L \cdot (x := \bar{y}) \quad \text{in}'_R = (x := \bar{y}) \cdot \text{in}_R \\
 \hline
 \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_s \langle \text{req}'_L, \text{in}'_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle
 \end{array}$$

$$\begin{array}{c}
 \text{in}_R = \text{in}'_R \cdot (x := \bar{y}) \quad \text{out}'_R = (x := \bar{y}) \cdot \text{out}_R \\
 \hline
 \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_s \langle \text{req}_L, \text{in}'_R, \text{wb}_R, \text{out}'_R, \text{rsp}_L, \text{wb}_L \rangle
 \end{array}$$

$$\begin{array}{c}
 \text{out}_R = \text{out}'_R \cdot (x := v) \quad \text{rsp}'_L = (x := v) \cdot \text{rsp}_L \\
 \hline
 \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_s \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}'_R, \text{rsp}'_L, \text{wb}_L \rangle
 \end{array}$$

$$\begin{array}{c}
 \text{out}_R = \text{out}'_R \cdot (\text{ack}_p) \quad \text{rsp}'_L = (\text{ack}_p) \cdot \text{rsp}_L \\
 \hline
 \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_s \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}'_R, \text{rsp}'_L, \text{wb}_L \rangle
 \end{array}$$

Visible Steps

$$\begin{array}{c}
 \text{req}_L = \text{req}'_L \cdot (\text{rfence } \bar{n}) \quad \text{in}_R = \text{out}_R = \text{rsp}_L = \varepsilon \\
 \hline
 M, \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_u M, \langle \text{req}'_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle
 \end{array}$$

$$\begin{array}{c}
 \text{req}_L = \text{req}'_L \cdot (\bar{y} := x) \quad \text{in}'_R = (\bar{y} := M(x)) \cdot \text{in}_R \quad \text{wb}_L \in \{\text{cn}\}^* \\
 \hline
 M, \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_u M, \langle \text{req}'_L, \text{in}'_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle
 \end{array}$$

$$\begin{array}{c}
 \text{in}_R = \text{in}'_R \cdot (\bar{y} := v) \quad \text{wb}'_R = (\bar{y} := v) \cdot \text{wb}_R \quad \text{out}'_R = (\text{ack}_p) \cdot \text{out}_R \\
 \hline
 M, \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_u M, \langle \text{req}_L, \text{in}'_R, \text{wb}'_R, \text{out}'_R, \text{rsp}_L, \text{wb}_L \rangle
 \end{array}$$

$$\begin{array}{c}
 \text{wb}_R = \text{wb}'_R \cdot (\bar{y} := v) \\
 \hline
 M, \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_u M[\bar{y} \mapsto v], \langle \text{req}_L, \text{in}_R, \text{wb}'_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle
 \end{array}$$

$$\begin{array}{c}
 \text{rsp}_L = \text{rsp}'_L \cdot (\text{ack}_p) \quad \text{wb}'_L = \text{cn} \cdot \text{wb}_L \\
 \hline
 M, \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_u M, \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}'_L, \text{wb}'_L \rangle
 \end{array}$$

$$\begin{array}{c}
 \text{out}_R = \alpha \cdot (x := \bar{y}) \cdot \beta \quad \text{wb}_R = \varepsilon \quad \text{out}'_R = \alpha \cdot (x := M(\bar{y})) \cdot \beta \\
 \hline
 M, \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_u M, \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}'_R, \text{rsp}_L, \text{wb}_L \rangle
 \end{array}$$

$$\begin{array}{c}
 \text{rsp}_L = \text{rsp}'_L \cdot (x := v) \quad \text{wb}'_L = \text{cn} \cdot (x := v) \cdot \text{wb}_L \\
 \hline
 M, \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_u M, \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}'_L, \text{wb}'_L \rangle
 \end{array}$$

$$\begin{array}{c}
 \text{wb}_L = \alpha \cdot (x := v) \cdot \beta \quad \beta \in \{\text{cn}\}^* \quad \text{wb}'_L = \alpha \cdot \beta \\
 \hline
 M, \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_u M[x \mapsto v], \langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}'_L \rangle
 \end{array}$$

Fig. 21. 6 Buffers NIC Semantics

- $\text{out}_R \in \{x := \bar{y}, x := v, \text{ack}_p\}^*$
- $\text{rsp}_L \in \{x := v, \text{ack}_p\}^*$

We also say that a queue-pair map (and other structures) is well-formed if it only contains well-formed queue pairs.

LEMMA B.2. *Empty queue pairs (maps mapping only to empty queue pairs) are well-formed.*

PROOF. trivial □

LEMMA B.3. *The different relations presented in this document preserve well-formedness. E.g., if $P, M, B, QP \Rightarrow P', M', B', QP'$ and QP is well-formed, then QP' is well-formed.*

PROOF. By cases analysis on every induction rule. □

Definition B.4. We note $[[qp]]$ the merging of the 6-buffers queue pair into its 3-buffers counterpart. I.e., $[[\langle \text{req}_L, \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle]] \triangleq \langle \text{req}_L \cdot \text{in}_R \cdot \text{out}_R \cdot \text{rsp}_L, \text{wb}_R, \text{wb}_L \rangle$.

We reuse the notation for maps ($[[QP]]$) when merging all their queue pairs at the same time.

Definition B.5. We note **unmerge**(sqp) the reverse operation, turning a 3-buffer queue pair into its 6-buffers counterpart. wb_R and wb_L are left unchanged. The pipe buffer is split into $(\text{req}_L, \text{in}_R, \text{out}_R, \text{rsp}_L)$. To proceed, we consider each element of pipe one-by-one in reverse order (right to left). We put as many elements as possible in rsp_L as soon as one element e cannot be put in rsp_L (i.e., $e \notin \{x := v, \text{ack}_p\}$), we start putting as many elements as possible in out_R . Once again, when we cannot ($e \notin \{x := \bar{y}, x := v, \text{ack}_p\}$) we start filling in_R . And when we cannot ($e \notin \{\bar{y} := v, x := \bar{y}\}$), we put the remaining elements in req_L .

LEMMA B.6. *For all 3-buffer queue pairs sqp, $[[\text{unmerge}(\text{sqp})]] = \text{sqp}$.*

PROOF. trivial □

LEMMA B.7. *For all queue pairs qp and qp', if $qp \rightarrow_s qp'$ then $[[qp]] = [[qp']]$.*

PROOF. trivial □

LEMMA B.8. *For all memories M and M' and well-formed queue pairs qp and qp', if $M, qp \rightarrow_u M', qp'$ then $M, [[qp]] \rightarrow_{\text{sqp}} M', [[qp']]$.*

PROOF. For each possible rule of Figure 21, we need to show that the conditions are met to apply the corresponding rule from Figure 19.

- If $M, \langle \text{req}_L \cdot (\text{rfence } \bar{n}), \varepsilon, \text{wb}_R, \varepsilon, \varepsilon, \text{wb}_L \rangle \rightarrow_u M, \langle \text{req}_L, \varepsilon, \text{wb}_R, \varepsilon, \varepsilon, \text{wb}_L \rangle$, then $[[qp]] = \langle \text{req}_L \cdot (\text{rfence } \bar{n}), \text{wb}_R, \text{wb}_L \rangle$ and $[[qp']] = \langle \text{req}_L, \text{wb}_R, \text{wb}_L \rangle$. We can apply the first rule of Figure 19 to derive $M, [[qp]] \rightarrow_{\text{sqp}} M, [[qp']]$
- If $M, \langle \alpha \cdot (\bar{y} := x), \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \varepsilon \rangle \rightarrow_u M, \langle \alpha, (\bar{y} := M(x)) \cdot \text{in}_R, \text{wb}_R, \text{out}_R, \text{rsp}_L, \varepsilon \rangle$, then we can apply the second rule. The condition to check is $\text{in}_R \cdot \text{out}_R \cdot \text{rsp}_L \in \{\bar{y} := v, x := \bar{y}, x := v, \text{ack}_p\}^*$, which comes from Definition B.1.
- Similarly to case 2
- If $M, \langle \text{req}_L, \text{in}_R, \alpha \cdot (\bar{y} := v), \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle \rightarrow_u M[\bar{y} \mapsto v], \langle \text{req}_L, \text{in}_R, \alpha, \text{out}_R, \text{rsp}_L, \text{wb}_L \rangle$, then we similarly have $M, \langle \text{pipe}, \alpha \cdot (\bar{y} := v), \text{wb}_L \rangle \rightarrow_{\text{sqp}} M[\bar{y} \mapsto v], \langle \text{pipe}, \alpha, \text{wb}_L \rangle$ with the fourth rule of Figure 19, with $\text{pipe} = \text{req}_L \cdot \text{in}_R \cdot \text{out}_R \cdot \text{rsp}_L$.
- Similarly to case 2
- Similarly to case 2
- Similarly to case 4

□

THEOREM B.9. *For all well-formed queue-pair map QP, if $P, M, B, QP \Rightarrow P', M', B', QP'$, then either $P = P'$, $M = M'$, $B = B'$, and $[[QP]] = [[QP']]$ (zero steps), or $P, M, B, [[QP]] \Rightarrow P', M', B', [[QP']]$ (one step).*

PROOF. If it comes from an NIC reduction \rightarrow_s , we use Lemma B.7. If it comes from an NIC reduction \rightarrow_u , we use Lemma B.8. Otherwise, other reduction rules are similar in the simplified semantics and can be mapped one to one. \square

Theorem B.9 above show that the simplified 3-buffers semantics preserves the behaviours of the previous 6-buffers semantics. Now, we need to show the converse.

LEMMA B.10. *For all well-formed queue pairs qp , $qp \rightarrow_s^* \mathbf{unmerge}([[qp]])$.*

PROOF. let $qp = \langle \mathbf{req}_L, \mathbf{in}_R, \mathbf{wb}_R, \mathbf{out}_R, \mathbf{rsp}_L, \mathbf{wb}_L \rangle$ and $\mathbf{unmerge}([[qp]]) = \langle \mathbf{req}'_L, \mathbf{in}'_R, \mathbf{wb}_R, \mathbf{out}'_R, \mathbf{rsp}'_L, \mathbf{wb}_L \rangle$. We proceed by successive induction on (the last element of) \mathbf{rsp}_L , \mathbf{out}_R , \mathbf{in}_R , and \mathbf{req}_L . Unmerging pushes elements as far down the queue pair as possible. As soon as there is a mismatch, it means that unmerging places the element further, e.g. in \mathbf{rsp}'_L while the element comes from \mathbf{out}_R . In each case, we check that we have the appropriate inference rule to shift this element. \square

LEMMA B.11. *For all well-formed queue pair qp , 3-buffers queue pair sqp' , memories M and M' , if $M, [[qp]] \rightarrow_{sqp} M', sqp'$ then there exists qp' such that $[[qp']] = sqp'$ and $M, \mathbf{unmerge}([[qp]]) \rightarrow_u M', qp'$.*

PROOF. Let us note $\mathbf{unmerge}([[qp]]) = \langle \mathbf{req}_L, \mathbf{in}_R, \mathbf{wb}_R, \mathbf{out}_R, \mathbf{rsp}_L, \mathbf{wb}_L \rangle$ and $sqp' = \langle \mathbf{pipe}, \mathbf{wb}'_R, \mathbf{wb}'_L \rangle$. Note that $[[qp]] = [[\mathbf{unmerge}([[qp]])]]$ by Lemma B.6.

- If $M, [[qp]] \rightarrow_{sqp} M', sqp'$ comes from the first rule, then $\mathbf{req}_L \cdot \mathbf{in}_R \cdot \mathbf{out}_R \cdot \mathbf{rsp}_L$ is of the form $\alpha \cdot (\mathbf{rfence} \bar{n})$, and $\mathbf{pipe} = \alpha$, $\mathbf{wb}_R = \mathbf{wb}'_R$, and $\mathbf{wb}_L = \mathbf{wb}'_L$. By Definition B.5 for unmerging, $\mathbf{req}_L = \alpha \cdot (\mathbf{rfence} \bar{n})$, and $\mathbf{in}_R = \mathbf{out}_R = \mathbf{rsp}_L = \varepsilon$. We use $qp' = \langle \alpha, \varepsilon, \mathbf{wb}_R, \varepsilon, \varepsilon, \mathbf{wb}_L \rangle$. $[[qp']] = sqp'$ holds, and we have $M, qp \rightarrow_u M', qp'$ using the rule for $\mathbf{rfence} \bar{n}$.
- If $M, [[qp]] \rightarrow_{sqp} M', sqp'$ comes from the second rule, then $\mathbf{req}_L \cdot \mathbf{in}_R \cdot \mathbf{out}_R \cdot \mathbf{rsp}_L$ is of the form $\alpha \cdot (\bar{y} := x) \cdot \beta$, with $\beta \in \{\bar{y}' := v', x' := \bar{y}', x' := v', \mathbf{ack}_p\}^*$, and $\mathbf{pipe} = \alpha \cdot (\bar{y} := M(x)) \cdot \beta$, $\mathbf{wb}_R = \mathbf{wb}'_R$, and $\mathbf{wb}_L = \mathbf{wb}'_L \in \{\mathbf{cn}\}^*$. By Definition B.5 for unmerging, we necessarily have $\mathbf{req}_L = \alpha \cdot (\bar{y} := x)$ and $\beta = \mathbf{in}_R \cdot \mathbf{out}_R \cdot \mathbf{rsp}_L$. We use $qp' = \langle \alpha, (\bar{y} := M(x)) \cdot \mathbf{in}_R, \mathbf{wb}_R, \mathbf{out}_R, \mathbf{rsp}_L, \mathbf{wb}_L \rangle$. $[[qp']] = sqp'$ holds, and we have $M, qp \rightarrow_u M', qp'$ using the rule for $(\bar{y} := x)$.
- Similarly to case 2
- If $M, [[qp]] \rightarrow_{sqp} Mem', sqp'$ comes from the fifth rule, then \mathbf{wb}_R is of the form $\alpha \cdot (\bar{y} := v)$, with $M' = M[\bar{y} \mapsto v]$ and $sqp' = \mathbf{req}_L \cdot \mathbf{in}_R \cdot \mathbf{out}_R \cdot \mathbf{rsp}_L$ and $\mathbf{wb}'_R = \alpha$. We simply choose $qp' = \langle \mathbf{req}_L, \mathbf{in}_R, \alpha, \mathbf{out}_R, \mathbf{rsp}_L, \mathbf{wb}_L \rangle$. $[[qp']] = sqp'$ holds, and we have $M, qp \rightarrow_u M', qp'$ using the rule for \mathbf{wb}_R .
- Similarly to case 2
- Similarly to case 2
- Similarly to case 4

\square

THEOREM B.12. *For all well-formed queue-pair map QP (of the concrete semantics) and merged queue-pair map QP'' (of the simplified semantics), if $P, M, B, [[QP]] \Rightarrow P', M', B', QP''$, then there exists QP' such that $[[QP']] = QP''$ and $P, M, B, QP \Rightarrow^* P', M', B', QP'$.*

PROOF. By case analysis on the rule used. If it comes from an NIC reduction \rightarrow_{sqp} , we use both Lemmas B.10 and B.11. Otherwise, other cases of the simplified semantics can be matched by a similar step of the main semantics. \square

All of the results above are formalised in the Coq proof assistant and are available in the Supplementary Material.

C APPENDIX TO THE DECLARATIVE SEMANTICS

C.1 Example Execution Graph




Fig. 22. Examples of consistent (a) and inconsistent (b) execution graphs

Example Executions. We depict two example executions in Fig. 22, where each event is represented as a rectangle with the corresponding label, and each column represents the events of one thread. Specifically, Fig. 22a shows the execution of Fig. 3b with outcome $a = b = 1$, and Fig. 22b shows the execution of Fig. 3c with outcome $a = b = 1$. Note that each get/put operation is represented as two events. Each edge is labelled with one or more relations; e.g. the top-left NIC remote read in Fig. 22a (labelled nrR , associated with the $a := y^2$ get) is related to the subsequent NIC local write (labelled n1W , also associated with $a := y^2$) via ippo , oppo , ib and ob . For brevity, we have omitted the po labels when they are also either ippo - or oppo -related (as $\text{oppo} \subseteq \text{ippo} \subseteq \text{po}$).

Note that both graphs in Fig. 22 are valid executions according to Def. 4.3. However, while Fig. 22a is a consistent execution, the one in Fig. 22b is not. Specifically, the execution in Fig. 22b is not consistent as both relations ib and ob contain a cycle.

C.2 Event Sequence Construction

$$\begin{array}{c}
 \frac{C \rightsquigarrow C' \quad C' \rightarrowtail s}{C \rightarrowtail s} \quad \frac{C_1 \rightarrowtail s_1 \quad C_2 \rightarrowtail s_2}{C_1; C_2 \rightarrowtail s_1, s_2} \quad \frac{\text{elocs}(e) = \emptyset}{x := e \rightarrowtail \text{1W}(x, [[e]])} \\
 \\
 \frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset}{z := [[e_{\text{old}}]] \rightarrowtail s} \quad \frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset \quad v \neq [[e_{\text{old}}]] \quad z := v \rightarrowtail s}{z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \rightarrowtail \text{CAS}(x, [[e_{\text{old}}]], [[e_{\text{new}}]]), s} \\
 \\
 \frac{}{\text{mfence} \rightarrowtail \text{F}} \quad \frac{}{\text{assume}(x = v) \rightarrowtail \text{1R}(x, v)} \quad \frac{v' \neq v}{\text{assume}(x \neq v) \rightarrowtail \text{1R}(x, v')} \\
 \\
 \frac{}{x := y^{\bar{n}} \rightarrowtail \text{nrR}(y^{\bar{n}}, v), \text{n1W}(x, v, \bar{n})} \quad \frac{}{y^{\bar{n}} := x \rightarrowtail \text{n1R}(x, v, \bar{n}), \text{nrW}(y^{\bar{n}}, v)} \\
 \\
 \frac{}{\text{rfence } (\bar{n}) \rightarrowtail \text{nF}(\bar{n})} \quad \frac{}{\text{poll}(\bar{n}) \rightarrowtail \text{P}(\bar{n})} \quad \frac{}{\text{skip} \rightarrowtail \epsilon}
 \end{array}$$

Fig. 23. Label Sequences Construction

We define the following process to build and compose event graphs:

- For a thread identifier $t \in \text{Tid}$ and a sequence of labels $l_1, \dots, l_n \in \text{ELab}$, we define $G^t(l_1, \dots, l_n)$ as the set of all event graphs of the form $(\{e_1, \dots, e_n\}, \text{po})$ respecting the following conditions:
 - $l(e_i) = l_i$ for every $1 \leq i \leq n$;
 - $\iota(e_i) \neq \iota(e_j)$ for every $1 \leq i < j \leq n$;
 - $t(e_i) = t$ for every $1 \leq i \leq n$;
 - $\text{po} = \{(e_i, e_j) \mid 1 \leq i < j \leq n\}$.
- The sequential composition of two event graphs G_1 and G_2 , denoted $G_1; G_2$, is the event graph given by $(G_1.\text{Event} \uplus G_2.\text{Event}, G_1.\text{po} \cup G_2.\text{po} \cup G_1.\text{Event} \times G_2.\text{Event})$. Note that $G_1; G_2$ is only defined if $G_1.\text{Event}$ and $G_2.\text{Event}$ are disjoint, and we assume a disjoint set of event identifiers.
- The parallel composition of two event graphs G_1 and G_2 , denoted $G_1 \parallel G_2$, is the event graph given by $(G_1.\text{Event} \uplus G_2.\text{Event}, G_1.\text{po} \cup G_2.\text{po})$. Note that $G_1 \parallel G_2$ is only defined if $G_1.\text{Event}$ and $G_2.\text{Event}$ are disjoint, and we assume a disjoint set of event identifiers. Parallel composition (which is commutative and associative) is generalised to apply on sets of event graphs (e.g., $\parallel_{i \in I} G_i$) in the obvious way.

For a set Loc of locations, we say that $G_{\text{init}} = (\text{Event}_0, \emptyset)$ is an initial event graph if Event_0 is a set of initialisation events, with different event identifiers, with one label $1W(x, 0)$ per location $x \in \text{Loc}$.

We say that G is generated by a program P if $G = G_{\text{init}}; (\parallel_{t \in \text{Tid}} G_t)$ and there is sequences s_t such that: G_{init} is an initial event graph; $P[t] \rightarrowtail s_t$ for every $t \in \text{Tid}$; and $G_t \in G^t(s_t)$ for every $t \in \text{Tid}$.

We note $C \rightarrowtail s$ to relate sequential program C with a possible sequence s of labels that it generates. This construction, defined in Fig. 23, is standard. Most operations are transformed as expected. Note that a fail compare-and-set produces both a fence and a read label. The new remote operations put/get generate two labels, since they perform a read followed by a write. For instance, we have $x := y^{\bar{n}} \rightarrowtail \text{nrR}(y^{\bar{n}}, v), \text{n1W}(x, v, \bar{n})$ for any arbitrary value v .

C.3 Extension of TSO Declarative Semantics

Definition C.1 (TSO-consistency). An execution $\langle E, \text{po}, \text{rf} \rangle$ is *TSO-consistent* (From [Lahav et al. 2016]) iff there exists a total store order tso such that:

- (1) tso is a strict partial order on E that is total on $E.\mathcal{W}$;
- (2) $\text{ppo} \triangleq (\text{po} \setminus E.1W \times E.1R) \subseteq \text{tso}$;
- (3) $\text{rf}_e \triangleq (\text{rf} \setminus \text{po}) \subseteq \text{tso}$; and
- (4) if $(w, r) \in \text{rf}$, $(w', r) \in (\text{tso} \cup \text{po})$, $w' \in \mathcal{W}$, and $\text{loc}(w) = \text{loc}(w')$, then $(w, w') \notin \text{tso}$.

For programs without remote operations, the declarative semantics presented in Section 4 can be greatly simplified. The only relevant events are $1W$, $1R$, CAS , and F . In Fig. 9, only the first four lines and columns are useful, and we see that ippo simplifies to po , while oppo simplifies to $\text{ppo} \triangleq \text{po} \setminus (1W \times 1R)$. The relations pf and nfo are empty and no longer relevant.

THEOREM C.2. *For programs without remote operations, RDMA^{TSO}-consistency (Def. 4.4) implies TSO-consistency (Def. C.1).*

PROOF. After the simplifications detailed above, we assume $\text{ib} = (\text{po} \cup \text{rf} \cup \text{rb}_b)^+$ and $\text{ob} = (\text{ppo} \cup \text{rf}_b^- \cup \text{rb} \cup \text{mo})^+$ to be irreflexive. ob is a strict partial order (irreflexive and transitive), and can be extended into a total order. So for tso we can choose any extension of ob that is total on $(1W \cup \text{CAS})$, satisfying the first point.

The second point comes directly from $\text{ppo} \subseteq \text{ob} \subseteq \text{tso}$.

For the third point, it is enough to show $(\mathbf{rf} \setminus \mathbf{po}) \subseteq \mathbf{rf}_b^-$, since $\mathbf{rf}_b^- \subseteq \mathbf{ob} \subseteq \mathbf{tso}$. Since $\mathbf{rf}_b^- = \mathbf{rf} \setminus \mathbf{rf}_b$, we want to show that $\mathbf{rf}_b = [1W]; (\mathbf{rf} \cap \mathbf{sthd}); [1R] \subseteq \mathbf{po}$. Since $\mathbf{sthd} = \mathbf{po} \cup \mathbf{po}^{-1}$, it is enough to show that $\mathbf{rf} \cap \mathbf{po}^{-1}$ is empty, which comes from the fact that \mathbf{ib} is irreflexive.

For the last point, let assume assume $(w, r) \in \mathbf{rf}$, $(w', r) \in (\mathbf{tso} \cup \mathbf{po})$, $w' \in \mathcal{W} = (1W \cup \text{CAS})$, and $\text{loc}(w) = \text{loc}(w')$. Since \mathbf{mo} is total on write events on $\text{loc}(w)$, either $(w, w') \in \mathbf{tso}$ or $(w', w) \in \mathbf{tso}$, and we want to show $(w', w) \in \mathbf{tso}$. Let us assume $(w, w') \in \mathbf{tso}$ and find a contradiction. By definition, we then have $r \xrightarrow{\mathbf{rb}} w'$.

If $(w', r) \in (\mathbf{po} \setminus \mathbf{ppo}) = [1W]; \mathbf{po}; [1R]$, then $r \xrightarrow{\mathbf{rb}} w' \xrightarrow{\mathbf{po}} r$ which creates an illegal cycle in \mathbf{ib} .

Otherwise, $(w', r) \in (\mathbf{tso} \cup \mathbf{ppo}) = \mathbf{tso}$, and we have $r \xrightarrow{\mathbf{rb}} w' \xrightarrow{\mathbf{tso}} r$ which creates an illegal cycle in \mathbf{tso} since $\mathbf{rb} \subseteq \mathbf{ob} \subseteq \mathbf{tso}$. \square

Note that the proof of theorem C.2 does not make use of the third condition of Def. 4.4. This is because it is redundant for programs without remote operations.

THEOREM C.3. *For programs without remote operations, TSO-consistency (Def. C.1) implies RDMA^{TSO}-consistency (Def. 4.4).*

PROOF. We assume $\langle E, \mathbf{po}, \mathbf{rf} \rangle$ and a relation \mathbf{tso} satisfying the conditions of Def. C.1. We define $\mathbf{mo}_x \triangleq \mathbf{tso}|_{W_x}$ total on writes on location x , and $\mathbf{mo} \triangleq \bigcup_{x \in \text{Loc}} \mathbf{mo}_x$. Then $\langle E, \mathbf{po}, \mathbf{rf}, \mathbf{mo}, \emptyset, \emptyset \rangle$ satisfies the conditions of a pre-execution (Def. 4.2). We now also have the derived relation \mathbf{rb} , \mathbf{rf}_b , \mathbf{rf}_b^- , and \mathbf{rb}_b .

- We need to show that $\mathbf{ib} = (\mathbf{po} \cup \mathbf{rf} \cup \mathbf{rb}_b)^+$ is irreflexive.

First, let us show that $\mathbf{rb}_b = [1R]; (\mathbf{rb} \cap \mathbf{sthd}); [1W] \subseteq \mathbf{po}$. It is enough to check that $\mathbf{rb} \cap \mathbf{po}^{-1}$ is empty. By contradiction, if $r \xrightarrow{\mathbf{rb}} w' \xrightarrow{\mathbf{po}} r$, then by definition of \mathbf{rb} there exists w such that $\text{loc}(w) = \text{loc}(w')$, $(w, r) \in \mathbf{rf}$, and $(w, w') \in \mathbf{mo} \subseteq \mathbf{tso}$, which contradicts TSO-consistency condition 4.

It is then enough to show that $(\mathbf{po} \cup \mathbf{rf}_e)^+$ is irreflexive. By contradiction, let us assume a minimal cycle in $(\mathbf{po} \cup \mathbf{rf}_e)$. Since \mathbf{po} is transitive, we can assume there is no two consecutive \mathbf{po} edges in this cycle. Thus the left-side event of each \mathbf{po} edge corresponds to the right-side event of an \mathbf{rf} edge, and cannot be a local write event (1W). Thus each \mathbf{po} edge is also a \mathbf{ppo} edge, and we have a cycle in $(\mathbf{ppo} \cup \mathbf{rf}_e) \subseteq \mathbf{tso}$ (by TSO-consistency conditions 2 and 3), which is not allowed (by TSO-consistency condition 1).

- We need to show that $\mathbf{ob} = (\mathbf{ppo} \cup \mathbf{rf}_b^- \cup \mathbf{rb} \cup \mathbf{mo})^+$ is irreflexive.

First, let us show $\mathbf{ob} \subseteq (\mathbf{tso} \cup \mathbf{rb})^+$. Since $\mathbf{ppo} \subseteq \mathbf{tso}$ (by TSO-consistency condition 2), $\mathbf{rf}_e = (\mathbf{rf} \setminus \mathbf{po}) \subseteq \mathbf{tso}$ (by TSO-consistency condition 3), and $\mathbf{mo} \subseteq \mathbf{tso}$ (by definition of \mathbf{mo}), it is enough to show that $\mathbf{rf}_b^- \subseteq (\mathbf{ppo} \cup \mathbf{rf}_e)$, i.e., that $(\mathbf{rf}_b^- \cap \mathbf{po}) \subseteq \mathbf{ppo}$. By definition, $\mathbf{rf}_b^- = \mathbf{rf} \setminus ([1W]; (\mathbf{po} \cup \mathbf{po}^{-1}); [1R])$, so $(1W \times 1R) \cap (\mathbf{rf}_b^- \cap \mathbf{po}) = \emptyset$, and $(\mathbf{rf}_b^- \cap \mathbf{po}) \subseteq \mathbf{ppo}$.

Second, we show that $(\mathbf{tso} \cup \mathbf{rb})^+$ is irreflexive. By contradiction, let us assume a minimal cycle in $(\mathbf{tso} \cup \mathbf{rb})$, and that edges labelled \mathbf{rb} are in fact in $(\mathbf{rb} \setminus \mathbf{tso})$.

– Since \mathbf{tso} is transitive and irreflexive, this minimal cycle has at least one \mathbf{rb} edge, and never two consecutive \mathbf{tso} edges.

– It cannot contain two consecutive \mathbf{rb} edges: If $r_1 \xrightarrow{\mathbf{rb}} w_1 \xrightarrow{\mathbf{rb}} w_2 \rightarrow \dots \rightarrow r_1$ then either $(w_1, w_2) \in \mathbf{tso}$ and the second edge can be labelled \mathbf{tso} , or $(w_2, w_1) \in \mathbf{tso}$ and we have a shorter cycle $w_1 \xrightarrow{\mathbf{rb}} w_2 \xrightarrow{\mathbf{tso}} w_1$.

- It cannot contain two non-consecutive rb edges: If $r_1 \xrightarrow{\text{rb}} w_1 \xrightarrow{\text{tso}} r_2 \xrightarrow{\text{rb}} w_2 \rightarrow \dots r_1$ then either $(w_1, w_2) \in \text{tso}$ and we have a shorter cycle $r_1 \xrightarrow{\text{rb}} w_1 \xrightarrow{\text{tso}} w_2 \rightarrow \dots r_1$, or $(w_2, w_1) \in \text{tso}$ and $(w_2, r_2) \in \text{tso}$ and we have a shorter cycle $r_2 \xrightarrow{\text{rb}} w_2 \xrightarrow{\text{tso}} r_2$.

Thus we can assume a cycle of the form $r \xrightarrow{\text{rb}} w' \xrightarrow{\text{tso}} r$. By definition of rb there exists w such that $\text{loc}(w) = \text{loc}(w')$, $(w, r) \in \text{rf}$, and $(w, w') \in \text{mo} \subseteq \text{tso}$, which contradicts TSO-consistency condition 4.

So $(\text{tso} \cup \text{rb})^+$ is irreflexive and ob is irreflexive.

- Lastly, we need to show that $([\text{Inst}]; \text{ib}; \text{ob})^+$ is irreflexive.

As seen before, ib can be simplified to $(\text{po} \cup \text{rf}_e)^+$. Since po is transitive, we have $[\text{Inst}]; \text{ib} = ([\text{Inst}]; \text{rf}_e^+; (\text{po}; \text{rf}_e^+)^*; \text{po}^?) \cup ([\text{Inst}]; \text{po}; (\text{rf}_e^+; \text{po})^*; \text{rf}_e^*)$. As previously, each po edge cannot start with a local write (lw) and is also a ppo edge. Thus $[\text{Inst}]; \text{ib} \subseteq (\text{ppo} \cup \text{rf}_e)^+ \subseteq \text{tso}$. Since $\text{ob} \subseteq (\text{tso} \cup \text{rb})^+$, then we also have $([\text{Inst}]; \text{ib}; \text{ob})^+ \subseteq (\text{tso} \cup \text{rb})^+$ irreflexive.

□

C.4 Equivalent Declarative Semantics

Equivalently, the consistency conditions of Def. 4.4 can be restated with recursive definitions of ib and ob as follows. In this case, $(\text{ob}; [\text{Inst}])$ is included in ib while $([\text{Inst}]; \text{ib})$ is included in ob , and there is no need for the third condition.

Definition C.4 (recursive-RDMA^{TSO}-consistency). An execution $\langle E, \text{po}, \text{rf}, \text{mo}, \text{pf}, \text{nfo} \rangle$ is RDMA^{TSO}-consistent iff (1) ib is irreflexive; and (2) ob is irreflexive where:

$$\begin{aligned} \text{ib} &\triangleq (\text{ippo} \cup \text{rf} \cup \text{pf} \cup \text{nfo} \cup \text{rb}_b \cup (\text{ob}; [\text{Inst}]))^+ && \text{('issued-before')} \\ \text{ob} &\triangleq (\text{oppo} \cup \text{rf}_{\bar{b}} \cup ([\text{nlW}]; \text{pf}) \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup ([\text{Inst}]; \text{ib}))^+ && \text{('observed-before')} \end{aligned}$$

Let us show that the two consistency definitions are equivalent. The definitions of ib and ob above can more formally be defined using limits as follows, where ib^0 and ob^0 correspond to the non-recursive definition of Def. 4.4.

$$\begin{aligned} \text{ib}^0 &\triangleq (\text{ippo} \cup \text{rf} \cup \text{pf} \cup \text{rb}_b \cup \text{nfo})^+ \\ \text{ob}^0 &\triangleq (\text{oppo} \cup \text{rf}_{\bar{b}} \cup [\text{nlW}]; \text{pf} \cup \text{rb} \cup \text{nfo} \cup \text{mo})^+ \\ \text{ib}^{n+1} &\triangleq (\text{ib}^n \cup \text{ob}^n; [\text{Inst}])^+ \\ \text{ob}^{n+1} &\triangleq (\text{ob}^n \cup [\text{Inst}]; \text{ib}^n)^+ \\ \text{ib} &\triangleq \lim_{n \rightarrow \infty} \text{ib}^n \\ \text{ob} &\triangleq \lim_{n \rightarrow \infty} \text{ob}^n \end{aligned}$$

THEOREM C.5. recursive-RDMA^{TSO}-consistency (Def. C.4) implies RDMA^{TSO}-consistency (Def. 4.4).

PROOF. By contradiction, this amounts to showing that a cycle in either ib^0 , ob^0 , or $([\text{Inst}]; \text{ib}^0; \text{ob}^0)^+$ implies a cycle in ib or ob . This is trivial since $\text{ib}^0 \subseteq \text{ib}$, $\text{ob}^0 \subseteq \text{ob}$, and $([\text{Inst}]; \text{ib}^0; \text{ob}^0)^+ \subseteq \text{ob}$ □

THEOREM C.6. RDMA^{TSO}-consistency (Def. 4.4) implies recursive-RDMA^{TSO}-consistency (Def. C.4).

PROOF. Let us assume that there is no cycle in ib^0 , ob^0 , and $([\text{Inst}]; \text{ib}^0; \text{ob}^0)^+$.

Let us define $\text{A}^n \triangleq ([\text{Inst}]; \text{ib}^n; [\text{Inst}] \cup [\text{Inst}]; \text{ob}^n; [\text{Inst}] \cup [\text{Inst}]; \text{ib}^n; \text{ob}^n; [\text{Inst}])^+$.

Since ib^n and ob^n are transitive, it is clear that a cycle in A^n implies a cycle in either ib^n , ob^n , or $([\text{Inst}]; \text{ib}^n; \text{ob}^n)^+$. A corollary is that there is no cycle in A^0 .

By contradiction, let us assume there is a cycle in either \mathbf{ib} , \mathbf{ob} , or $\lim_{n \rightarrow \infty} A^n$. Let n be the highest integer such that \mathbf{ib}^n , \mathbf{ob}^n , and A^n have no cycle.

If there is a cycle in $\mathbf{ib}^{n+1} \triangleq (\mathbf{ib}^n \cup \mathbf{ob}^n; [\text{Inst}])^+$, and there is no cycle in \mathbf{ib}^n , then the cycle is of the form $(\mathbf{ib}^n)^?; (\mathbf{ob}^n; [\text{Inst}]; \mathbf{ib}^n)^*; \mathbf{ob}^n; [\text{Inst}]; (\mathbf{ib}^n)^? \subseteq A^n$, so we have a contradiction. Similarly a cycle in \mathbf{ob}^{n+1} leads to the same contradiction.

Then let us assume a cycle in A^{n+1} . As explained previously, this implies a cycle in either \mathbf{ib}^{n+1} , \mathbf{ob}^{n+1} , or $([\text{Inst}]; \mathbf{ib}^{n+1}; \mathbf{ob}^{n+1})^+$. The first two cases have been explored and lead to a contradiction, so we can assume a cycle in $([\text{Inst}]; \mathbf{ib}^{n+1}); (\mathbf{ob}^{n+1}; [\text{Inst}])^+$.

Using the fact that \mathbf{ib}^n and \mathbf{ob}^n are transitive, we have:

$$\begin{aligned} [\text{Inst}]; \mathbf{ib}^{n+1} &= [\text{Inst}]; (\mathbf{ib}^n \cup \mathbf{ob}^n; [\text{Inst}])^+ \\ &= ([\text{Inst}]; \mathbf{ib}^n) \cup \left([\text{Inst}]; (\mathbf{ib}^n)^?; (\mathbf{ob}^n; [\text{Inst}]; \mathbf{ib}^n)^*; \mathbf{ob}^n; [\text{Inst}]; (\mathbf{ib}^n)^? \right) \\ &\subseteq ([\text{Inst}]; \mathbf{ib}^n) \cup A^n; ([\text{Inst}]; \mathbf{ib}^n)^? \end{aligned}$$

Similarly, $(\mathbf{ob}^{n+1}; [\text{Inst}]) \subseteq (\mathbf{ob}^n; [\text{Inst}]) \cup (\mathbf{ob}^n; [\text{Inst}])^?; A^n$.

Plugging the two halves together and simplifying the different cases, we see that we have $([\text{Inst}]; \mathbf{ib}^{n+1}); (\mathbf{ob}^{n+1}; [\text{Inst}]) \subseteq A^n$. Thus we have a cycle in A^n , which contradicts our hypothesis. \square

Note that the proof does not rely on the content of \mathbf{ib}^0 and \mathbf{ob}^0 , so this recursive equivalent definition is also available when we do not assume the PCIe guarantees.

Similarly, the following definition is also equivalent:

Definition C.7 (RDMA^{TSO}-consistency). An execution $\langle E, \text{po}, \text{rf}, \text{mo}, \text{pf}, \text{nfo} \rangle$ is RDMA^{TSO}-consistent iff (1) \mathbf{ib} is irreflexive; and (2) \mathbf{ob} is irreflexive where:

$$\begin{aligned} \mathbf{ib} &\triangleq (\text{ippo} \cup \text{rf} \cup \text{pf} \cup \text{nfo} \cup \text{rb}_b)^+ && \text{('issued-before')} \\ \mathbf{ob} &\triangleq (\text{oppo} \cup \text{rf}_b^- \cup ([\text{n1W}]; \text{pf}) \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup ([\text{Inst}]; \mathbf{ib}))^+ && \text{('observed-before')} \end{aligned}$$

I.e., we extend \mathbf{ob} with $([\text{Inst}]; \mathbf{ib})$ but we do not extend \mathbf{ib} . Clearly, Def. C.4 implies Def. C.7 which implies Def. 4.4, so the three definitions are equivalent.

In the rest of the appendices, we use the recursive definition of consistency (Def. C.4 above), as it is easier to manipulate stronger \mathbf{ib}/\mathbf{ob} relations with fewer conditions.

C.5 Counter-example without explicit NIC buffer order

As explained, an NIC local (resp. remote) read flushes previous NIC local (resp. remote) writes on the same buffer. In Section 4, we ask for an explicit ordering nfo . If we do not require an ordering, but simply assert that no interleaving is allowed, then we need rules saying that \mathbf{ib} and \mathbf{ob} have to agree in these cases:

$$\begin{aligned} \mathbf{ib} &\triangleq \left(\begin{array}{l} \text{ippo} \cup \text{rf} \cup \text{pf} \cup \text{rb}_b \cup \mathbf{ob}; [\text{Inst}] \\ \cup [\text{n1R}]; (\mathbf{ob} \cap \text{sqp}); [\text{n1W}] \\ \cup [\text{nrR}]; (\mathbf{ob} \cap \text{sqp}); [\text{nrW}] \end{array} \right)^+ && \text{(issued before)} \\ \mathbf{ob} &\triangleq \left(\begin{array}{l} \text{oppo} \cup \text{rf}_b^- \cup [\text{n1W}]; \text{pf} \cup \text{rb} \cup \text{mo} \cup [\text{Inst}]; \mathbf{ib} \\ \cup [\text{n1W}]; (\mathbf{ib} \cap \text{sqp}); [\text{n1R}] \\ \cup [\text{nrW}]; (\mathbf{ib} \cap \text{sqp}); [\text{nrR}] \end{array} \right)^+ && \text{(observed before)} \end{aligned}$$

The problem is that the two consistency conditions (\mathbf{ib} and \mathbf{ob} irreflexive) do not seem to be enough to recover a valid operational semantics execution.




Fig. 24. Example of a consistent graph where **ib** and **ob** cannot be extended into total orders.

For instance, with the dummy example of Fig. 24, the consistency conditions are respected⁵, but we quickly see that we cannot extend **ib** and **ob** into total orders respecting the recursive inclusions above.

Without loss of generality, if we decide that the first issued event is the one with label l_1 , i.e. we extend **ib** such that $l_1 \xrightarrow{\text{ib}} l_2$, then the same-queue-pair condition implies $l_1 \xrightarrow{\text{ob}} l_2$. By transitivity we have $l_4 \xrightarrow{\text{ob}} l_3$ which implies $l_4 \xrightarrow{\text{ib}} l_3$. On the other side of the graph, by transitivity we have $l_5 \xrightarrow{\text{ib}} l_6$ and $l_7 \xrightarrow{\text{ib}} l_8$, and the same-queue-pair condition forces $l_5 \xrightarrow{\text{ob}} l_6$ and $l_7 \xrightarrow{\text{ob}} l_8$. We thus have an **ob** cycle $l_5 \xrightarrow{\text{ob}} l_6 \xrightarrow{\text{ob}} l_7 \xrightarrow{\text{ob}} l_8 \xrightarrow{\text{ob}} l_5$.

While it is unclear if such a declarative semantics would allow for more behaviours than the operational semantics, we rely on the explicit ordering **nfo** to prove the equivalence between our two semantics.

⁵we should also add an arbitrary ordering on NIC remote writes because of **mo**, but it does not break consistency.

D ANNOTATED SEMANTICS

D.1 Annotated Labels and Inference Rules

On top of the 10 labels presented in Section 4, we create four new labels: $\text{Put}(\bar{y}, x)$, $\text{Get}(x, \bar{y})$, $\text{n1EX}(\bar{n})$, and $\text{nrEX}(\bar{n})$. These labels can also be used to create events (when bundled with an event identifier and a thread identifier).

We note E^{ext} the extended set of all events, including the four new labels.

Recall that $\mathcal{R} = \text{1R} \cup \text{CAS} \cup \text{n1R} \cup \text{nrR} \subseteq E^{\text{ext}}$ and $\mathcal{W} = \text{1W} \cup \text{CAS} \cup \text{n1W} \cup \text{nrW} \subseteq E^{\text{ext}}$. We also note $\text{nEX} = \text{n1EX} \cup \text{nrEX}$.

$\text{ALabel} \ni \lambda \triangleq$	$ \text{1R}\langle r, w \rangle$	where $r \in \text{1R}, w \in \mathcal{W}, \text{eq}_{\text{loc}\&\text{v}}(r, w)$
	$ \text{1W}\langle w \rangle$	where $w \in \text{1W}$
	$ \text{CAS}\langle u, w \rangle$	where $u \in \text{CAS}, w \in \mathcal{W}, \text{eq}_{\text{loc}\&\text{v}}(u, w)$
	$ \text{F}\langle f \rangle$	where $f \in \text{F}$
	$ \text{Push}\langle a \rangle$	where $a \in (\text{Put} \cup \text{Get} \cup \text{nF})$
	$ \text{NIC}\langle a \rangle$	where $a \in (\text{Put} \cup \text{Get} \cup \text{nF})$
	$ \text{n1R}\langle r, w, a, w' \rangle$	where $r \in \text{n1R}, w \in \mathcal{W}, a \in \text{Put}, w' \in \text{nrW}, \text{eq}_{\text{loc}\&\text{v}}(r, w), \text{loc}_r(a) = \text{loc}(r), \text{loc}_w(a) = \text{loc}(w'), v_r(r) = v_w(w')$
	$ \text{nrR}\langle r, w, a, w' \rangle$	where $r \in \text{nrR}, w \in \mathcal{W}, a \in \text{Get}, w' \in \text{n1W}, \text{eq}_{\text{loc}\&\text{v}}(r, w), \text{loc}_r(a) = \text{loc}(r), \text{loc}_w(a) = \text{loc}(w'), v_r(r) = v_w(w')$
	$ \text{n1W}\langle w, e \rangle$	where $w \in \text{n1W}, e \in \text{n1EX}, \text{sameqp}(w, e)$
	$ \text{nrW}\langle w, e \rangle$	where $w \in \text{nrW}, e \in \text{nrEX}, \text{sameqp}(w, e)$
	$ \text{CN}\langle e \rangle$	where $e \in \text{nrEX}$
	$ \text{P}\langle p, e \rangle$	where $p \in \text{P}, e \in \text{nEX}, \text{sameqp}(p, e)$
	$ \text{nF}\langle f \rangle$	where $f \in \text{nF}$
	$ \text{B}\langle w \rangle$	where $w \in \mathcal{W}$
	$ \mathcal{E}\langle t \rangle$	where $t \in \text{Tid}$
	$\text{eq}_{\text{loc}\&\text{v}}(r, w) \triangleq \text{loc}(r) = \text{loc}(w) \wedge v_r(r) = v_w(w)$	
	$\text{sameqp}(e, e') \triangleq t(e) = t(e') \wedge \bar{n}(e) = \bar{n}(e')$	

Fig. 25. Annotated Labels

For annotated labels, we reuse most names from labels, but they are different entities. For instance we note $r \in \text{1R}$ for an event with label 1R , while $\lambda = \text{1R}\langle \dots \rangle$ is an annotated label.

We use $\text{type}(\lambda)$ to denote the type of the annotated label (1R , 1W , CAS , F , Push , NIC , n1R , nrR , n1W , nrW , CN , P , nF , B , \mathcal{E}). We use $r(\lambda)$, $w(\lambda)$, $u(\lambda)$, $a(\lambda)$, $f(\lambda)$, $p(\lambda)$, $e(\lambda)$, \dots to access the elements of a $\lambda \in \text{ALabel}$ where applicable. Also, we note $t(\lambda)$ for the thread of the first argument of λ .

The annotated program transitions (Fig. 26) use an additional annotated label $\text{CASF}\langle r, w \rangle$ with $r \in \text{1R}$ and $w \in \mathcal{W}$ to represent a failed CAS operation. This case is then translated into two labels (a memory fence and a local read) when creating a path in §D.2. Also, note that the annotated domains (e.g. the store buffers and the queue pairs) contain events, not annotated labels.

Program transitions: $\text{Prog} \xrightarrow{\text{ALabel} \cup \{\text{CASF}\}} \text{Prog}$ **Command transitions:** $\text{Comm} \xrightarrow{\text{ALabel} \cup \{\text{CASF}\}} \text{Comm}$

$$\begin{array}{c}
 \frac{C_1 \xrightarrow{\lambda} C'_1}{C_1; C_2 \xrightarrow{\lambda} C'_1; C_2} \quad \frac{}{\text{skip}; C \xrightarrow{\mathcal{E}(t)} C} \quad \frac{i \in \{1, 2\}}{C_1 + C_2 \xrightarrow{\mathcal{E}(t)} C_i^n} \quad \frac{}{C^* \xrightarrow{\mathcal{E}(t)} \text{skip}} \\
 \frac{}{C^* \xrightarrow{\mathcal{E}(t)} C; C^*} \quad \frac{C \rightsquigarrow C'}{C \xrightarrow{\mathcal{E}(t)} C'} \quad \frac{\text{elocs}(e) = \emptyset \quad w = (\iota, t, \text{lw}(x, [[e]]))}{x := e \xrightarrow{\text{lw}(w)} \text{skip}} \\
 \frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset \quad v \neq [[e_{\text{old}}]] \quad r = (\iota, t, \text{lr}(x, v))}{z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \xrightarrow{\text{CASF}(r, w)} z := v} \\
 \frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset \quad u = (\iota, t, \text{CAS}(x, [[e_{\text{old}}]], [[e_{\text{new}}]]))}{z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \xrightarrow{\text{CAS}(u, w)} z := [[e_{\text{old}}]]} \quad \frac{f = (\iota, t, F)}{\text{mfence} \xrightarrow{F(f)} \text{skip}} \\
 \frac{a = (\iota, t, \text{Get}(x, \bar{y}))}{x := \bar{y} \xrightarrow{\text{Push}(a)} \text{skip}} \quad \frac{a = (\iota, t, \text{Put}(\bar{y}, x))}{\bar{y} := x \xrightarrow{\text{Push}(a)} \text{skip}} \quad \frac{a = (\iota, t, \text{rfence } \bar{n})}{\text{rfence } \bar{n} \xrightarrow{\text{Push}(a)} \text{skip}} \quad \frac{p = (\iota, t, P(n))}{\text{poll}(\bar{n}) \xrightarrow{P(p, e)} \text{skip}} \\
 \frac{r = (\iota, t, \text{lr}(x, v))}{\text{assume}(x = v) \xrightarrow{\text{lr}(r, w)} \text{skip}} \quad \frac{v \neq v' \quad r = (\iota, t, \text{lr}(x, v'))}{\text{assume}(x \neq v) \xrightarrow{\text{lr}(r, w)} \text{skip}} \quad \frac{P(t(\lambda)) \xrightarrow{\lambda} C}{P \xrightarrow{\lambda} P[t(\lambda) \mapsto C]}
 \end{array}$$

Fig. 26. RDMA^{TSO} program and command transitions for the annotated semantics

initialisation. Given a program P , let

$$\begin{array}{ll}
 M_0 \in \text{AMem} & \text{s.t. } \forall x \in \text{Loc. } M_0(x) = \text{init}_x \text{ with } l(\text{init}_x) \triangleq \text{lw}(x, 0) \\
 b_0 \in \text{ASBuff} & b_0 \triangleq \varepsilon \\
 B_0 \in \text{ASBMap} & B_0 \triangleq \lambda t. b_0 \\
 \text{qp}_0 \in \text{AQPair} & \text{qp}_0 \triangleq \langle \varepsilon, \varepsilon, \varepsilon \rangle \\
 \text{QP}_0 \in \text{AQPMap} & \text{QP}_0 \triangleq \lambda t. \lambda n. \text{qp}_0
 \end{array}$$

$$\begin{aligned}
M \in \text{AMem} &\triangleq \{m \in \text{Loc} \rightarrow \mathcal{W} \mid \forall x \in \text{Loc}. \text{loc}(m[x]) = x\} & B \in \text{ASBMap} &\triangleq \text{Tid} \rightarrow \text{ASBuff} \\
QP \in \text{AQPMap} &\triangleq \text{Tid} \rightarrow (\text{Node} \rightarrow \text{AQPpair}) & b \in \text{ASBuff} &\triangleq (1R \cup \text{Get} \cup \text{Put} \cup \text{nF})^* \\
\text{sqp} \in \text{AQPpair} &\triangleq \text{APipe} \times \text{AWBR} \times \text{AWBL} & \text{pipe} \in \text{APipe} &\triangleq (\text{Get} \cup \text{Put} \cup \text{nF} \cup \text{nrW} \cup \text{nrEX} \cup \text{n1W})^* \\
\text{wb}_R \in \text{AWBR} &\triangleq \text{nrW}^* & \text{wb}_L \in \text{AWBL} &\triangleq (\text{n1W} \cup \text{n1EX} \cup \text{nrEX})^*
\end{aligned}$$

$$\begin{array}{c}
\begin{array}{c}
\frac{B' = B[t(w) \mapsto w \cdot B(t(w))]}{M, B, QP \xrightarrow{1W(w)} M, B', QP} \quad \frac{(M \blacktriangleleft B(t(r)))(\text{loc}(r)) = w \quad v_r(r) = v_w(w)}{M, B, QP \xrightarrow{1R(r,w)} M, B, QP}
\end{array} \\
\begin{array}{c}
\frac{B(t(u)) = \varepsilon \quad M(\text{loc}(u)) = w \quad v_r(u) = v_w(w)}{M, B, QP \xrightarrow{\text{CAS}(u,w)} M[x \mapsto u], B, QP} \quad \frac{B(t(f)) = \varepsilon}{M, B, QP \xrightarrow{F(f)} M, B, QP}
\end{array} \\
\begin{array}{c}
\frac{B' = B[t(a) \mapsto a \cdot B(t(a))]}{M, B, QP \xrightarrow{\text{Push}(a)} M, B', QP} \quad \frac{B(t(w)) = b \cdot w \quad w \in 1W}{M, B, QP \xrightarrow{B(w)} M[x \mapsto w], B[t(w) \mapsto b], QP}
\end{array} \\
\begin{array}{c}
\frac{B(t(a)) = b \cdot a \quad a \notin 1W \quad QP(t(a))(n(a)) = qp \quad qp' = qp[\text{pipe} \mapsto a \cdot qp.\text{pipe}]}{M, B, QP \xrightarrow{\text{NIC}(a)} M, B[t(a) \mapsto b], QP[t(a) \mapsto QP(t(a))[n(a) \mapsto qp']]}
\end{array} \\
\begin{array}{c}
\frac{QP(t(p))(n(p)) = qp \quad qp.\text{wb}_L = \alpha \cdot e \quad e \in \text{nEX} \quad qp' = qp[\text{wb}_L \mapsto \alpha]}{M, B, QP \xrightarrow{P(p,e)} M, B, QP[t(p) \mapsto QP(t(p))[n(p) \mapsto qp']]}
\end{array} \\
\begin{array}{c}
\frac{M, QP(t(\lambda))(\bar{n}) \xrightarrow{\lambda} M', qp}{M, B, QP \xrightarrow{\lambda} M', B, QP[t(\lambda) \mapsto QP(t(\lambda))[\bar{n} \mapsto qp]]}
\end{array}
\end{array}$$

$$\text{with } (M \blacktriangleleft \alpha)(x) = \begin{cases} M[x] & \alpha = \varepsilon \\ w & \alpha = w \cdot \beta \wedge w \in \mathcal{W} \wedge \text{loc}(w) = x \\ (M \blacktriangleleft \beta)(x) & \alpha = e \cdot \beta \wedge (e \notin \mathcal{W} \vee \text{loc}(e) \neq x) \end{cases}$$

Fig. 27. RDMA^{TSO} hardware domains and hardware transitions for the annotated semantics

$$\begin{array}{c}
\frac{\mathbf{pipe} = \alpha \cdot f \quad f = (\iota, t, \mathbf{nF}(n))}{M, \langle \mathbf{pipe}, \mathbf{wb}_R, \mathbf{wb}_L \rangle \xrightarrow{\mathbf{nF}(f)}_{\text{sqp}} M, \langle \alpha, \mathbf{wb}_R, \mathbf{wb}_L \rangle} \\
\hline
\frac{\mathbf{pipe} = \alpha \cdot a \cdot \beta \quad a = (\iota_a, t, \mathbf{Put}(\bar{y}, x)) \quad M(x) = w \quad r = (\iota_r, t, \mathbf{n1R}(x, v_w(w), n(\bar{y})))}{w' = (\iota_{w'}, t, \mathbf{nrW}(\bar{y}, v_w(w))) \quad \beta \in (\mathbf{nrW} \cup \mathbf{Get} \cup \mathbf{n1W} \cup \mathbf{nrEX})^* \quad \mathbf{wb}_L \in \mathbf{nEX}^*} \\
\frac{}{M, \langle \mathbf{pipe}, \mathbf{wb}_R, \mathbf{wb}_L \rangle \xrightarrow{\mathbf{n1R}(r, w, a, w')}_{\text{sqp}} M, \langle \alpha \cdot w' \cdot \beta, \mathbf{wb}_R, \mathbf{wb}_L \rangle} \\
\hline
\frac{w = (\iota_w, t, \mathbf{nrW}(\bar{y}, v)) \quad e = (\iota_e, t, \mathbf{nrEX}(n(\bar{y}))) \quad \beta \in (\mathbf{Get} \cup \mathbf{n1W} \cup \mathbf{nrEX})^*}{M, \langle \mathbf{pipe}, \mathbf{wb}_R, \mathbf{wb}_L \rangle \xrightarrow{\mathbf{nrW}(w, e)}_{\text{sqp}} M, \langle \alpha \cdot e \cdot \beta, w \cdot \mathbf{wb}_R, \mathbf{wb}_L \rangle} \\
\hline
\frac{\mathbf{wb}_R = \alpha \cdot w \quad w \in \mathbf{nrW}}{M, \langle \mathbf{pipe}, \mathbf{wb}_R, \mathbf{wb}_L \rangle \xrightarrow{\mathbf{B}(w)}_{\text{sqp}} M[v_w(w) \mapsto w], \langle \mathbf{pipe}, \alpha, \mathbf{wb}_L \rangle} \\
\hline
\frac{\mathbf{pipe} = \alpha \cdot a \cdot \beta \quad a = (\iota_a, t, \mathbf{Get}(x, \bar{y})) \quad M(\bar{y}) = w \quad r = (\iota_r, t, \mathbf{nrR}(\bar{y}, v_w(w)))}{w' = (\iota_{w'}, t, \mathbf{n1W}(x, v_w(w), n(\bar{y}))) \quad \beta \in (\mathbf{Get} \cup \mathbf{n1W} \cup \mathbf{nrEX})^* \quad \mathbf{wb}_R = \varepsilon} \\
\frac{}{M, \langle \mathbf{pipe}, \mathbf{wb}_R, \mathbf{wb}_L \rangle \xrightarrow{\mathbf{nrR}(r, w, a, w')}_{\text{sqp}} M, \langle \alpha \cdot w' \cdot \beta, \mathbf{wb}_R, \mathbf{wb}_L \rangle} \\
\hline
\frac{\mathbf{pipe} = \alpha \cdot w \quad w = (\iota_w, t, \mathbf{n1W}(x, v, n)) \quad e = (\iota_e, t, \mathbf{n1EX}(n))}{M, \langle \mathbf{pipe}, \mathbf{wb}_R, \mathbf{wb}_L \rangle \xrightarrow{\mathbf{n1W}(w, e)}_{\text{sqp}} M, \langle \alpha, \mathbf{wb}_R, e \cdot w \cdot \mathbf{wb}_L \rangle} \\
\hline
\frac{\mathbf{pipe} = \alpha \cdot e \quad e \in \mathbf{nrEX}}{M, \langle \mathbf{pipe}, \mathbf{wb}_R, \mathbf{wb}_L \rangle \xrightarrow{\mathbf{CN}(e)}_{\text{sqp}} M, \langle \alpha, \mathbf{wb}_R, e \cdot \mathbf{wb}_L \rangle} \\
\hline
\frac{\mathbf{wb}_L = \alpha \cdot w \cdot \beta \quad w \in \mathbf{n1W} \quad \beta \in \mathbf{nEX}^*}{M, \langle \mathbf{pipe}, \mathbf{wb}_R, \mathbf{wb}_L \rangle \xrightarrow{\mathbf{B}(w)}_{\text{sqp}} M[v_w(w) \mapsto w], \langle \mathbf{pipe}, \mathbf{wb}_R, \alpha \cdot \beta \rangle}
\end{array}$$

Fig. 28. Annotated 3 Buffers NIC Semantics

D.2 Paths, Gluing, and Other Definitions

We define a path as: $\pi \in \text{Path} \triangleq (\text{ALabel} \setminus \mathcal{E}\langle t \rangle)^*$

We define Annotated Operational Semantics Gluing with the following rules.

$$\begin{array}{c}
 \frac{P \xrightarrow{\mathcal{E}\langle t \rangle} P'}{P, M, B, QP, \pi \Rightarrow P', M, B, QP, \pi} \\
 \hline
 \frac{P \xrightarrow{\lambda} P' \quad M, B, QP \xrightarrow{\lambda} M', B', QP' \quad \lambda \in (1R \cup 1W \cup \text{CAS} \cup F \cup \text{Push} \cup P) \quad \text{fresh}(\lambda, \pi)}{P, M, B, QP, \pi \Rightarrow P', M', B', QP', \lambda \cdot \pi} \\
 \hline
 \frac{M, B, QP \xrightarrow{\lambda} M', B', QP' \quad \lambda \in (\text{NIC} \cup \text{n1R} \cup \text{nrR} \cup \text{n1W} \cup \text{nrW} \cup \text{CN} \cup \text{nF} \cup B) \quad \text{fresh}(\lambda, \pi)}{P, M, B, QP, \pi \Rightarrow P, M', B', QP', \lambda \cdot \pi} \\
 \hline
 \frac{\lambda_2 = 1R\langle r, w \rangle \quad M, B, QP \xrightarrow{\lambda_1} M, B, QP \xrightarrow{\lambda_2} M, B, QP \quad \text{fresh}(\lambda_1, \pi) \quad \text{fresh}(\lambda_2, \pi)}{P, M, B, QP, \pi \Rightarrow P', M, B, QP, \lambda_2 \cdot \lambda_1 \cdot \pi}
 \end{array}$$

Two annotated labels are non-conflicting ($\lambda_1 \bowtie \lambda_2$) if they are of a different type or if their relevant arguments are disjoint. An annotated label is fresh if it does not conflict with any previous annotated label.

$$\text{Relevant} : \text{ALabel} \rightarrow 2^{\text{Ext}}$$

$$\begin{array}{ll}
 \text{Relevant}(1R\langle r, _ \rangle) \triangleq \{r\} & \text{Relevant}(n1W\langle w, e \rangle) \triangleq \{w, e\} \\
 \text{Relevant}(1W\langle w \rangle) \triangleq \{w\} & \text{Relevant}(nrW\langle w, e \rangle) \triangleq \{w, e\} \\
 \text{Relevant}(\text{CAS}\langle u, _ \rangle) \triangleq \{u\} & \text{Relevant}(\text{CN}\langle e \rangle) \triangleq \{e\} \\
 \text{Relevant}(F\langle f \rangle) \triangleq \{f\} & \text{Relevant}(P\langle p, e \rangle) \triangleq \{p, e\} \\
 \text{Relevant}(\text{Push}\langle a \rangle) \triangleq \{a\} & \text{Relevant}(nF\langle f \rangle) \triangleq \{f\} \\
 \text{Relevant}(\text{NIC}\langle a \rangle) \triangleq \{a\} & \text{Relevant}(B\langle w \rangle) \triangleq \{w\} \\
 \text{Relevant}(n1R\langle r, _, a, w' \rangle) \triangleq \{r, a, w'\} & \text{Relevant}(\mathcal{E}\langle _ \rangle) \triangleq \{\} \\
 \text{Relevant}(nrR\langle r, _, a, w' \rangle) \triangleq \{r, a, w'\}
 \end{array}$$

$$\begin{aligned}
 \lambda_1 \bowtie \lambda_2 &\triangleq \text{type}(\lambda_1) \neq \text{type}(\lambda_2) \vee \text{Relevant}(\lambda_1) \cap \text{Relevant}(\lambda_2) = \emptyset \\
 \text{fresh}(\lambda, \pi) &\triangleq \forall \lambda' \in \pi, \lambda \bowtie \lambda' \\
 \text{nodup}(\pi) &\triangleq \forall \pi_2, \lambda, \pi_1. \pi = \pi_2 \cdot \lambda \cdot \pi_1 \implies \text{fresh}(\lambda, \pi_1)
 \end{aligned}$$

$\text{Relevant}(\lambda)$ are the arguments that are important to consider to avoid duplicating events. The excluded events are the write operations we lookup when reading. For instance:

- Having both $1R\langle r_1, w \rangle$ and $1R\langle r_2, w \rangle$ during an execution is fine, since w can be looked up any number of time.
- Having both $n1R\langle r_1, w_1, a, e_1 \rangle$ and $n1R\langle r_2, w_2, a, e_2 \rangle$ during an execution is problematic, since it means the put operation a is being run twice.

$$\begin{aligned}
\text{complete}(\pi) \triangleq & \forall a, w', e, r, w, f. \\
& \text{lw}(w) \in \pi \implies \text{B}(w) \in \pi \\
& \wedge \text{Push}(a) \in \pi \implies \text{NIC}(a) \in \pi \\
& \wedge \text{NIC}(f) \in \pi \wedge f \in \text{nF} \implies \text{nF}(f) \in \pi \\
& \wedge \text{NIC}(a) \in \pi \wedge a \in \text{Put} \implies \exists r, w, w'. \text{nLR}(r, w, a, w') \in \pi \\
& \wedge \text{NIC}(a) \in \pi \wedge a \in \text{Get} \implies \exists r, w, w'. \text{nrR}(r, w, a, w') \in \pi \\
& \wedge \text{nLR}(r, w, a, w') \in \pi \implies \exists e. \text{nrW}(w', e) \in \pi \\
& \wedge \text{nrR}(r, w, a, w') \in \pi \implies \exists e. \text{nLR}(w', e) \in \pi \\
& \wedge \text{nLR}(w, e) \in \pi \implies \text{B}(w) \in \pi \\
& \wedge \text{nrW}(w, e) \in \pi \implies \text{B}(w) \in \pi \wedge \text{CN}(e) \in \pi
\end{aligned}$$

Informal: every pending operation is done and (most) buffers are empty. Note that some nEX (i.e., completion notifications) might still be in wb_L .

For a path π without duplicate (e.g. if $\text{nodup}(\pi)$ holds), we define the total ordering of its annotated labels as follows. Note that the early part of the path is on the right.

$$\lambda_1 \prec_\pi \lambda_2 \triangleq \exists \pi_1, \pi_2, \pi_3 \text{ s.t. } \pi = \pi_3 \cdot \lambda_2 \cdot \pi_2 \cdot \lambda_1 \cdot \pi_1$$

backward completeness, with ordering.

$$\begin{aligned}
\text{backComp}(\pi) \triangleq & \forall a, w', e, r, w, f, p. \\
& \text{B}(w) \in \pi \implies \left(\begin{array}{l} \text{lw}(w) \prec_\pi \text{B}(w) \\ \vee \exists e. \text{nLR}(w, e) \prec_\pi \text{B}(w) \\ \vee \exists e. \text{nrW}(w, e) \prec_\pi \text{B}(w) \end{array} \right) \\
& \wedge \text{NIC}(a) \in \pi \implies \text{Push}(a) \prec_\pi \text{NIC}(a) \\
& \wedge \text{nF}(f) \in \pi \implies \text{NIC}(f) \prec_\pi \text{nF}(f) \\
& \wedge \text{nLR}(r, w, a, w') \in \pi \implies \text{NIC}(a) \prec_\pi \text{nLR}(r, w, a, w') \\
& \wedge \text{nrR}(r, w, a, w') \in \pi \implies \text{NIC}(a) \prec_\pi \text{nrR}(r, w, a, w') \\
& \wedge \text{nrW}(w', e) \in \pi \implies \exists r, w, a. \text{nLR}(r, w, a, w') \prec_\pi \text{nrW}(w', e) \\
& \wedge \text{nLR}(w', e) \in \pi \implies \exists r, w, a. \text{nrR}(r, w, a, w') \prec_\pi \text{nrW}(w', e) \\
& \wedge \text{CN}(e) \in \pi \implies \exists w. \text{nrW}(w, e) \prec_\pi \text{CN}(e) \\
& \wedge \text{P}(p, e) \in \pi \implies \left(\begin{array}{l} \exists w. \text{nLR}(w, e) \prec_\pi \text{B}(w) \prec_\pi \text{P}(p, e) \\ \vee \text{CN}(e) \prec_\pi \text{P}(p, e) \end{array} \right)
\end{aligned}$$

Flush order

$$\text{bufFlushOrd}(\pi) \triangleq$$

$$\begin{aligned}
& \forall w_1, w_2 \in \text{lw}. \left(\begin{array}{l} t(w_1) = t(w_2) \implies \\ (\text{B}(w_2) \in \pi \wedge \text{lw}(w_1) \prec_\pi \text{lw}(w_2)) \iff \text{B}(w_1) \prec_\pi \text{B}(w_2) \end{array} \right) \\
& \wedge \forall a_1, a_2 \in (\text{Get} \cup \text{Put} \cup \text{nF}). \left(\begin{array}{l} t(a_1) = t(a_2) \implies \\ (\text{NIC}(a_2) \in \pi \wedge \text{Push}(a_1) \prec_\pi \text{Push}(a_2)) \iff \text{NIC}(a_1) \prec_\pi \text{NIC}(a_2) \end{array} \right)
\end{aligned}$$

$$\begin{aligned}
& \wedge \forall a_1 \in (\text{Get} \cup \text{Put} \cup \text{nF}), w_2 \in \text{lW}. \left(\begin{array}{l} t(a_1) = t(w_2) \implies \\ (\text{B}\langle w_2 \rangle \in \pi \wedge \text{Push}\langle a_1 \rangle \prec_{\pi} \text{lW}\langle w_2 \rangle) \iff \text{NIC}\langle a_1 \rangle \prec_{\pi} \text{B}\langle w_2 \rangle \\ \wedge (\text{NIC}\langle a_1 \rangle \in \pi \wedge \text{lW}\langle w_2 \rangle \prec_{\pi} \text{Push}\langle a_1 \rangle) \iff \text{B}\langle w_2 \rangle \prec_{\pi} \text{NIC}\langle a_1 \rangle \end{array} \right) \\
& \wedge \forall w_1, w_2 \in \text{nIW}. \left(\begin{array}{l} \text{sameqp}(w_1, w_2) \implies \\ (\text{B}\langle w_2 \rangle \in \pi \wedge \text{nIW}\langle w_1 \rangle \prec_{\pi} \text{nIW}\langle w_2 \rangle) \iff \text{B}\langle w_1 \rangle \prec_{\pi} \text{B}\langle w_2 \rangle \end{array} \right) \\
& \wedge \forall w_1, w_2 \in \text{nrW}. \left(\begin{array}{l} \text{sameqp}(w_1, w_2) \implies \\ (\text{B}\langle w_2 \rangle \in \pi \wedge \text{nrW}\langle w_1 \rangle \prec_{\pi} \text{nrW}\langle w_2 \rangle) \iff \text{B}\langle w_1 \rangle \prec_{\pi} \text{B}\langle w_2 \rangle \end{array} \right) \\
& \wedge \forall w \in \text{lW}, f \in \text{F}. \text{lW}\langle w \rangle \prec_{\pi} \text{F}\langle f \rangle \wedge t(w) = t(f) \implies \text{B}\langle w \rangle \prec_{\pi} \text{F}\langle f \rangle \\
& \wedge \forall w \in \text{lW}, u \in \text{CAS}. \text{lW}\langle w \rangle \prec_{\pi} \text{CAS}\langle u, _ \rangle \wedge t(w) = t(u) \implies \text{B}\langle w \rangle \prec_{\pi} \text{CAS}\langle u, _ \rangle \\
& \wedge \forall w \in \text{nIW}, r \in \text{nIR}. (\text{nIW}\langle w, _ \rangle \prec_{\pi} \text{nIR}\langle r, _, _ \rangle \wedge \text{sameqp}(w, r)) \implies \text{B}\langle w \rangle \prec_{\pi} \text{nIR}\langle r, _, _ \rangle \\
& \wedge \forall w \in \text{nrW}, r \in \text{nrR}. (\text{nrW}\langle w, _ \rangle \prec_{\pi} \text{nrR}\langle r, _, _ \rangle \wedge \text{sameqp}(w, r)) \implies \text{B}\langle w \rangle \prec_{\pi} \text{nrR}\langle r, _, _ \rangle
\end{aligned}$$

Poll order

$$\text{pollOrder}(\pi) \triangleq \forall e_1, e_2. \left(\begin{array}{l} \text{sameqp}(e_1, e_2) \\ \wedge \lambda_1 \in \{\text{nIW}\langle _, e_1 \rangle, \text{CN}\langle e_1 \rangle\} \\ \wedge \lambda_2 \in \{\text{nIW}\langle _, e_2 \rangle, \text{CN}\langle e_2 \rangle\} \\ \wedge \lambda_1 \prec_{\pi} \lambda_2 \\ \wedge \text{P}\langle _, e_2 \rangle \in \pi \end{array} \right) \implies \text{P}\langle _, e_1 \rangle \prec_{\pi} \text{P}\langle _, e_2 \rangle$$

NIC order

$$\begin{aligned}
\text{nicActOrder}(\pi) \triangleq & \forall a_1, a_2. \text{NIC}\langle a_1 \rangle \prec_{\pi} \text{NIC}\langle a_2 \rangle \wedge \text{sameqp}(a_1, a_2) \implies \\
& (a_1 \in \text{nF} \wedge a_2 \in \text{Get} \wedge \text{nrR}\langle _, _, a_2, _ \rangle \in \pi \implies \text{nF}\langle a_1 \rangle \prec_{\pi} \text{nrR}\langle _, _, a_2, _ \rangle) \\
& \wedge (a_1 \in \text{nF} \wedge a_2 \in \text{Put} \wedge \text{nIR}\langle _, _, a_2, _ \rangle \in \pi \implies \text{nF}\langle a_1 \rangle \prec_{\pi} \text{nIR}\langle _, _, a_2, _ \rangle) \\
& \wedge (a_1 \in \text{nF} \wedge a_2 \in \text{nF} \wedge \text{nF}\langle a_2 \rangle \in \pi \implies \text{nF}\langle a_1 \rangle \prec_{\pi} \text{nF}\langle a_2 \rangle) \\
& \wedge (a_1 \in \text{Get} \wedge a_2 \in \text{nF} \wedge \text{nF}\langle a_2 \rangle \in \pi \implies \text{nrR}\langle _, _, a_1, w_1 \rangle \prec_{\pi} \text{nIW}\langle w_1, _ \rangle \prec_{\pi} \text{nF}\langle a_2 \rangle) \\
& \wedge \left(\begin{array}{l} a_1 \in \text{Put} \wedge a_2 \in \text{nF} \wedge \text{nF}\langle a_2 \rangle \in \pi \\ \implies \text{nIR}\langle _, _, a_1, w_1 \rangle \prec_{\pi} \text{nrW}\langle w_1, e_1 \rangle \prec_{\pi} \text{CN}\langle e_1 \rangle \prec_{\pi} \text{nF}\langle a_2 \rangle \end{array} \right) \\
& \wedge \left(\begin{array}{l} a_1 \in \text{Get} \wedge a_2 \in \text{Get} \wedge \text{nrR}\langle _, _, a_2, w_2 \rangle \prec_{\pi} \text{nIW}\langle w_2, _ \rangle \\ \implies \text{nrR}\langle _, _, a_1, w_1 \rangle \prec_{\pi} \text{nIW}\langle w_1, _ \rangle \prec_{\pi} \text{nIW}\langle w_2, _ \rangle \end{array} \right) \\
& \wedge \left(\begin{array}{l} a_1 \in \text{Get} \wedge a_2 \in \text{Put} \wedge \text{nIR}\langle _, _, a_2, w_2 \rangle \prec_{\pi} \text{nrW}\langle w_2, e_2 \rangle \prec_{\pi} \text{CN}\langle e_2 \rangle \\ \implies \text{nrR}\langle _, _, a_1, w_1 \rangle \prec_{\pi} \text{nIW}\langle w_1, _ \rangle \prec_{\pi} \text{CN}\langle e_2 \rangle \end{array} \right) \\
& \wedge \left(\begin{array}{l} a_1 \in \text{Put} \wedge a_2 \in \text{Get} \wedge \text{nrR}\langle _, _, a_2, w_2 \rangle \prec_{\pi} \text{nIW}\langle w_2, _ \rangle \\ \implies \text{nIR}\langle _, _, a_1, w_1 \rangle \prec_{\pi} \text{nrW}\langle w_1, e_1 \rangle \prec_{\pi} \text{CN}\langle e_1 \rangle \prec_{\pi} \text{nIW}\langle w_2, _ \rangle \end{array} \right) \\
& \wedge (a_1 \in \text{Put} \wedge a_2 \in \text{Put} \wedge \text{nIR}\langle _, _, a_2, _ \rangle \in \pi \implies \text{nIR}\langle _, _, a_1, _ \rangle \prec_{\pi} \text{nIR}\langle _, _, a_2, _ \rangle) \\
& \wedge \left(\begin{array}{l} a_1 \in \text{Put} \wedge a_2 \in \text{Put} \wedge \text{nIR}\langle _, _, a_2, w_2 \rangle \prec_{\pi} \text{nrW}\langle w_2, _ \rangle \\ \implies \text{nIR}\langle _, _, a_1, w_1 \rangle \prec_{\pi} \text{nrW}\langle w_1, _ \rangle \prec_{\pi} \text{nrW}\langle w_2, _ \rangle \end{array} \right) \\
& \wedge \left(\begin{array}{l} a_1 \in \text{Put} \wedge a_2 \in \text{Put} \wedge \text{nIR}\langle _, _, a_2, w_2 \rangle \prec_{\pi} \text{nrW}\langle w_2, e_2 \rangle \prec_{\pi} \text{CN}\langle e_2 \rangle \\ \implies \text{nIR}\langle _, _, a_1, w_1 \rangle \prec_{\pi} \text{nrW}\langle w_1, e_1 \rangle \prec_{\pi} \text{CN}\langle e_1 \rangle \prec_{\pi} \text{CN}\langle e_2 \rangle \end{array} \right)
\end{aligned}$$

Read order

$$\begin{aligned}
 \text{wfrd}(\pi) \triangleq & \quad \forall \pi_2, r, w, \pi_1. \pi = \pi_2 \cdot \text{lR}(r, w) \cdot \pi_1 \implies \text{wfrdCPU}(r, w, \pi_1) \\
 & \wedge \forall \pi_2, u, w, \pi_1. \pi = \pi_2 \cdot \text{CAS}(u, w) \cdot \pi_1 \implies \text{wfrdCPU}(u, w, \pi_1) \\
 & \wedge \forall \pi_2, r, w, \pi_1. \pi = \pi_2 \cdot \text{nLR}(r, w, _, _) \cdot \pi_1 \implies \text{wfrdNIC}(r, w, \pi_1) \\
 & \wedge \forall \pi_2, r, w, \pi_1. \pi = \pi_2 \cdot \text{nR}(r, w, _, _) \cdot \pi_1 \implies \text{wfrdNIC}(r, w, \pi_1)
 \end{aligned}$$

$$\begin{aligned}
 \text{wfrdCPU}(r, w, \pi) \triangleq & \left(\begin{array}{l} \exists \pi_2, \lambda, \pi_1. \pi = \pi_2 \cdot \lambda \cdot \pi_1 \\ \wedge \lambda \in \{\text{B}(w), \text{CAS}(w, _) \} \\ \wedge \{\text{B}(w'), \text{CAS}(w', _) \in \pi_2 \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset \\ \wedge \left\{ w' \mid \begin{array}{l} \text{lW}(w') \in \pi \wedge \text{B}(w') \notin \pi \\ \text{loc}(w') = \text{loc}(r) \wedge t(w') = t(r) \end{array} \right\} = \emptyset \end{array} \right) \\
 & \vee \left(\begin{array}{l} \exists \pi_2, \lambda, \pi_1. \pi = \pi_2 \cdot \lambda \cdot \pi_1 \\ \wedge \lambda = \text{lW}(w) \wedge t(w) = t(r) \wedge \text{B}(w) \notin \pi_2 \\ \wedge \{\text{lW}(w') \in \pi_2 \mid \text{loc}(w') = \text{loc}(r) \wedge t(w') = t(r)\} = \emptyset \end{array} \right) \\
 & \vee \left(\begin{array}{l} w = \text{init}_{\text{loc}(w)} \wedge \\ \left\{ \begin{array}{l} \text{B}(w'), \text{CAS}(w', _) \in \pi, \quad \text{loc}(w') = \text{loc}(r) \wedge \\ \text{lW}(w'') \in \pi \quad \text{loc}(w'') = \text{loc}(r) \wedge t(w'') = t(r) \end{array} \right\} = \emptyset \end{array} \right) \\
 \text{wfrdNIC}(r, w, \pi) \triangleq & \left(\begin{array}{l} \exists \pi_2, \lambda, \pi_1. \pi = \pi_2 \cdot \lambda \cdot \pi_1 \\ \wedge \lambda \in \{\text{B}(w), \text{CAS}(w, _) \} \\ \wedge \{\text{B}(w'), \text{CAS}(w', _) \in \pi_2 \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset \end{array} \right) \\
 & \vee \left(\begin{array}{l} w = \text{init}_{\text{loc}(w)} \wedge \\ \{\text{B}(w'), \text{CAS}(w', _) \in \pi \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset \end{array} \right)
 \end{aligned}$$

Well-formed path

$$\begin{aligned}
 \text{wfp}(\pi) \triangleq & \quad \text{nodup}(\pi) \\
 & \wedge \text{backComp}(\pi) \\
 & \wedge \text{bufFlushOrd}(\pi) \\
 & \wedge \text{pollOrder}(\pi) \\
 & \wedge \text{nicActOrder}(\pi) \\
 & \wedge \text{wfrd}(\pi)
 \end{aligned}$$

Definition D.1.

$$\begin{aligned}
 \text{wf}(\mathcal{M}, \mathcal{B}, \text{QP}, \pi) \triangleq & \quad \text{wfp}(\pi) \\
 & \wedge \forall x \in \text{Loc}. \mathcal{M}(x) = \text{read}(\pi, x) \\
 & \wedge \forall t \in \text{Tid}. \mathcal{B}(t) = \text{mksbuff}(\varepsilon, t, \pi) \\
 & \wedge \forall t \in \text{Tid}. \forall \bar{n} \in (\text{Node} \setminus \{n(t)\}). \left(\begin{array}{l} \text{QP}(t)(\bar{n}).\text{pipe} = \text{mkpipe}(\varepsilon, t, \bar{n}, \pi) \\ \text{QP}(t)(\bar{n}).\text{wbR} = \text{mkwbR}(\varepsilon, t, \bar{n}, \pi) \\ \text{QP}(t)(\bar{n}).\text{wbL} = \text{mkwbL}(\varepsilon, t, \bar{n}, \pi) \end{array} \right)
 \end{aligned}$$

Where, the functions `read`, `mksbuff`, `mkpipe`, `mkwbR`, and `mkwbL` are defined below.

$$\begin{aligned}\text{read}(\lambda \cdot \pi, x) &\triangleq \begin{cases} w & \lambda \in \{B\langle w \rangle, \text{CAS}\langle w, _ \rangle\} \wedge \text{loc}(w) = x \\ \text{read}(\pi, x) & \text{otherwise} \end{cases} \\ \text{read}(\varepsilon, x) &\triangleq \text{init}_x\end{aligned}$$

$$\text{mksbuff}(\text{b}, t, \varepsilon) \triangleq \text{b}$$

$$\text{mksbuff}(\text{b}, t, \pi \cdot \lambda) \triangleq \begin{cases} \text{mksbuff}(w \cdot \text{b}, t, \pi) & \lambda = \text{lW}\langle w \rangle \wedge t(w) = t \wedge B\langle w \rangle \notin \pi \\ \text{mksbuff}(a \cdot \text{b}, t, \pi) & \lambda = \text{Push}\langle a \rangle \wedge \text{NIC}\langle a \rangle \notin \pi \wedge t(a) = t \\ \text{mksbuff}(\text{b}, t, \pi) & \text{otherwise} \end{cases}$$

$$\text{mkpipe}(\text{pipe}, t, \bar{n}, \varepsilon) \triangleq \text{pipe}$$

$$\text{mkpipe}(\text{pipe}, t, \bar{n}, \pi \cdot \lambda) \triangleq \begin{cases} \text{mkpipe}(a \cdot \text{pipe}, t, \bar{n}, \pi) & \text{if } \begin{cases} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \text{NIC}\langle a \rangle \\ \wedge \text{nLR}\langle _, _, a, _ \rangle \notin \pi \wedge \text{nrR}\langle _, _, a, _ \rangle \notin \pi \\ \wedge \text{nF}\langle a \rangle \notin \pi \end{cases} \\ \text{mkpipe}(w \cdot \text{pipe}, t, \bar{n}, \pi) & \text{if } \begin{cases} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \text{NIC}\langle a \rangle \\ \wedge \text{nLR}\langle _, _, a, w \rangle \in \pi \wedge \text{nrW}\langle w, _ \rangle \notin \pi \end{cases} \\ \text{mkpipe}(e \cdot \text{pipe}, t, \bar{n}, \pi) & \text{if } \begin{cases} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \text{NIC}\langle a \rangle \\ \wedge \text{nLR}\langle _, _, a, w \rangle \in \pi \wedge \text{nrW}\langle w, e \rangle \in \pi \\ \wedge \text{CN}\langle e \rangle \notin \pi \end{cases} \\ \text{mkpipe}(w \cdot \text{pipe}, t, \bar{n}, \pi) & \text{if } \begin{cases} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \text{NIC}\langle a \rangle \\ \wedge \text{nrR}\langle _, _, a, w \rangle \in \pi \wedge \text{nLW}\langle w, _ \rangle \notin \pi \end{cases} \\ \text{mkpipe}(\text{pipe}, t, \bar{n}, \pi) & \text{otherwise} \end{cases}$$

$$\text{mkwbR}(\text{wbR}, t, \bar{n}, \varepsilon) \triangleq \text{wbR}$$

$$\text{mkwbR}(\text{wbR}, t, \bar{n}, \pi \cdot \lambda) \triangleq \begin{cases} \text{mkwbR}(w \cdot \text{wbR}, t, \bar{n}, \pi) & t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \text{nrW}\langle w, _ \rangle \wedge B\langle w \rangle \notin \pi \\ \text{mkwbR}(\text{wbR}, t, \bar{n}, \pi) & \text{otherwise} \end{cases}$$

$$\text{mkwbL}(\text{wbL}, t, \bar{n}, \varepsilon) \triangleq \text{wbL}$$

$$\text{mkwbL}(\text{wbL}, t, \bar{n}, \pi \cdot \lambda) \triangleq \begin{cases} \text{mkwbL}(e \cdot w \cdot \text{wbL}, t, \bar{n}, \pi) & \text{if } \begin{cases} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \text{nLW}\langle w, e \rangle \\ \wedge B\langle w \rangle \notin \pi \wedge P\langle _, e \rangle \notin \pi \end{cases} \\ \text{mkwbL}(e \cdot \text{wbL}, t, \bar{n}, \pi) & \text{if } \begin{cases} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \text{nLW}\langle w, e \rangle \\ \wedge B\langle w \rangle \in \pi \wedge P\langle _, e \rangle \notin \pi \end{cases} \\ \text{mkwbL}(e \cdot \text{wbL}, t, \bar{n}, \pi) & \text{if } \begin{cases} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \text{CN}\langle e \rangle \\ \wedge P\langle _, e \rangle \notin \pi \end{cases} \\ \text{mkwbL}(\text{wbL}, t, \bar{n}, \pi) & \text{otherwise} \end{cases}$$

THEOREM D.2. *For all $P, P', M, M', B, B', QP, QP', \pi, \pi'$:*

- $\text{wf}(M_0, B_0, QP_0, \varepsilon)$;
- *if $P, M, B, QP, \pi \Rightarrow P', M', B', QP', \pi'$ and $\text{wf}(M, B, QP, \pi)$ then $\text{wf}(M', B', QP', \pi')$;*

- if $P, M_0, B_0, QP_0, \varepsilon \Rightarrow^* (\lambda t.\text{skip}), M, B_0, QP, \pi$ such that for all t, \bar{n} we have $QP(t)(\bar{n}) = \langle \varepsilon, \varepsilon, \text{nEX}^* \rangle$, then $\text{wf}(M, B_0, QP, \pi)$ and $\text{complete}(\pi)$.

The proof of the first part follows trivially from the definitions of M_0 , B_0 , and QP_0 . The second part is proved by induction on the structure of \Rightarrow . The last part follows from the previous two parts and induction on the length of \Rightarrow^* , as well as how the definition of wf on empty store buffers and queue pairs (regardless of nEX in wb_L) implies $\text{complete}(\pi)$.

D.3 From Annotated Semantics to Declarative Semantics

We define

$$\text{getEG}(\pi) \triangleq \begin{cases} (\text{Event}, \text{po}, \text{rf}, \text{pf}, \text{mo}, \text{nfo}) & \text{if } \text{wfp}(\pi) \wedge \text{complete}(\pi) \\ \text{undefined} & \text{otherwise} \end{cases}$$

with

$$\text{Event} \triangleq \text{Event}_0 \cup \{\text{getA}(\lambda) \mid \lambda \in \pi\}$$

Recall that Event_0 is the set of initialisation events $\{init_x \mid x \in \text{Loc}\}$, where $l(init_x) = \text{lW}(x, 0)$

$$\text{getA} : \text{ALabel} \rightarrow \text{Event}$$

$$\begin{array}{ll} \text{getA}(\text{lR}\langle r, _ \rangle) \triangleq r & \text{getA}(\text{P}\langle p, _ \rangle) \triangleq p \\ \text{getA}(\text{lW}\langle w \rangle) \triangleq w & \text{getA}(\text{nF}\langle f \rangle) \triangleq f \\ \text{getA}(\text{CAS}\langle u, _ \rangle) \triangleq u & \text{getA}(\text{B}\langle w \rangle) \triangleq w \\ \text{getA}(\text{F}\langle f \rangle) \triangleq f & \text{getA}(\text{Push}\langle _ \rangle) \text{ is undefined} \\ \text{getA}(\text{n1R}\langle r, _ , _ \rangle) \triangleq r & \text{getA}(\text{NIC}\langle _ \rangle) \text{ is undefined} \\ \text{getA}(\text{nrR}\langle r, _ , _ \rangle) \triangleq r & \text{getA}(\text{CN}\langle _ \rangle) \text{ is undefined} \\ \text{getA}(\text{n1W}\langle w, _ \rangle) \triangleq w & \text{getA}(\text{E}\langle _ \rangle) \text{ is undefined} \\ \text{getA}(\text{nrW}\langle w, _ \rangle) \triangleq w & \end{array}$$

We define $\text{getI}\lambda(_, \pi)$ and $\text{getO}\lambda(_, \pi)$ to perform the reverse operation of getA . In the case of write events, $\text{getI}\lambda(_, \pi)$ retrieves the first label sending the write to the buffer, while $\text{getO}\lambda(_, \pi)$ retrieves the second label committing the write to memory.

$$\text{getI}\lambda(_, \pi), \text{getO}\lambda(_, \pi) : \{\text{getA}(\lambda) \mid \lambda \in \pi\} \rightarrow \text{ALabel}$$

For all $\lambda \in \pi$:

- if $\text{type}(\lambda) \in \{\text{lR}, \text{CAS}, \text{F}, \text{P}, \text{n1R}, \text{nrR}, \text{nF}\}$, then $\text{getI}\lambda(\text{getA}(\lambda), \pi) \triangleq \text{getO}\lambda(\text{getA}(\lambda), \pi) \triangleq \lambda$;
- if $\text{type}(\lambda) \in \{\text{lW}, \text{n1W}, \text{nrW}\}$, then $\text{getI}\lambda(\text{getA}(\lambda), \pi) \triangleq \lambda$ while $\text{getO}\lambda(\text{getA}(\lambda), \pi) \triangleq \text{B}(\text{loc}(\lambda))$;
- if $\lambda = \text{B}(w)$, then from $\text{backComp}(\pi)$ there is $\lambda' \prec_{\pi} \lambda$ such that $\text{type}(\lambda) \in \{\text{lW}, \text{n1W}, \text{nrW}\}$ and $\text{getA}(\lambda') = \text{getA}(\lambda) = w$. From the previous case, we have $\text{getI}\lambda(w, \pi) \triangleq \lambda'$ and $\text{getO}\lambda(w, \pi) \triangleq \lambda$.

From this we define two relations **IB** and **OB** on Event total on all meaningful events by copying the ordering in π .

$$\text{IB} \triangleq \{(e_1, e_2) \mid \text{getI}\lambda(e_1, \pi) \prec_{\pi} \text{getI}\lambda(e_2, \pi)\} \cup (\text{Event}_0 \times (\text{Event} \setminus \text{Event}_0))$$

$$\text{OB} \triangleq \{(e_1, e_2) \mid \text{getO}\lambda(e_1, \pi) \prec_{\pi} \text{getO}\lambda(e_2, \pi)\} \cup (\text{Event}_0 \times (\text{Event} \setminus \text{Event}_0))$$

From $\text{wfp}(\pi)$, **IB** and **OB** are transitive and irreflexive. Note: we could make **IB** and **OB** total by adding an arbitrary total order on Event_0 .

$$\text{rf} \triangleq \{(w, r) \mid \text{lR}\langle r, w \rangle \in \pi \vee \text{n1R}\langle r, w, _ , _ \rangle \in \pi \vee \text{nrR}\langle r, w, _ , _ \rangle \in \pi \vee \text{CAS}\langle r, w \rangle \in \pi\}$$

$$\text{pf} \triangleq \{(w, p) \mid \text{n1W}\langle w, e \rangle \prec_{\pi} \text{P}\langle p, e \rangle\} \cup \{(w, p) \mid \text{nrW}\langle w, e \rangle \prec_{\pi} \text{P}\langle p, e \rangle\}$$

$$\begin{aligned}
\lambda \text{ generates } e \text{ in } \pi &\triangleq \left(\begin{array}{l} \lambda \in \{1R\langle e, _ \rangle, 1W\langle e \rangle, CAS\langle e, _ \rangle, Push\langle e \rangle, P\langle e, _ \rangle, F\langle e \rangle\} \\ \vee \lambda = Push\langle a \rangle \wedge \left(\begin{array}{l} \lambda \prec_{\pi} n1R\langle e, _ , a, _ \rangle \\ \vee \lambda \prec_{\pi} n1R\langle _ , _ , a, e \rangle \\ \vee \lambda \prec_{\pi} nrR\langle e, _ , a, _ \rangle \\ \vee \lambda \prec_{\pi} nrR\langle _ , _ , a, e \rangle \end{array} \right) \end{array} \right) \Bigg) \\
po &\triangleq \text{Event}_0 \times (\text{Event} \setminus \text{Event}_0) \cup \left\{ (e_1, e_2) \left| \begin{array}{l} \lambda_1 \prec_{\pi} \lambda_2 \wedge t(\lambda_1) = t(\lambda_2) \\ \wedge \lambda_1 \text{ generates } e_1 \text{ in } \pi \\ \wedge \lambda_2 \text{ generates } e_2 \text{ in } \pi \end{array} \right. \right\} \cup \left\{ (r, w) \left| \begin{array}{l} n1R\langle r, _ , _ , w \rangle \in \pi \\ \vee nrR\langle r, _ , _ , w \rangle \in \pi \end{array} \right. \right\} \\
mo &\triangleq \left\{ (w_1, w_2) \left| \begin{array}{l} w_1 = init_x \\ \wedge (B\langle w_2 \rangle \in \pi \vee CAS\langle w_2, _ \rangle \in \pi) \\ \wedge \text{loc}(w_1) = x = \text{loc}(w_2) \end{array} \right. \right\} \cup \left\{ (w_1, w_2) \left| \begin{array}{l} \lambda_1 \prec_{\pi} \lambda_2 \\ \wedge \lambda_1 \in \{B\langle w_1 \rangle, CAS\langle w_1, _ \rangle\} \\ \wedge \lambda_2 \in \{B\langle w_2 \rangle, CAS\langle w_2, _ \rangle\} \\ \wedge \text{loc}(w_1) = \text{loc}(w_2) \end{array} \right. \right\} \\
nfo &\triangleq \left\{ \begin{array}{l} \{(r_1, w_2) \mid \text{sameqp}(r_1, w_2) \wedge n1R\langle r_1, _ , _ , _ \rangle \prec_{\pi} n1W\langle w_2, _ \rangle \prec_{\pi} B\langle w_2 \rangle\} \\ \cup \{(r_1, w_2) \mid \text{sameqp}(r_1, w_2) \wedge nrR\langle r_1, _ , _ , _ \rangle \prec_{\pi} nrW\langle w_2, _ \rangle \prec_{\pi} B\langle w_2 \rangle\} \\ \cup \{(w_1, r_2) \mid \text{sameqp}(w_1, r_2) \wedge n1W\langle w_1, _ \rangle \prec_{\pi} B\langle w_1 \rangle \prec_{\pi} n1R\langle r_2, _ , _ , _ \rangle\} \\ \cup \{(w_1, r_2) \mid \text{sameqp}(w_1, r_2) \wedge nrW\langle w_1, _ \rangle \prec_{\pi} B\langle w_1 \rangle \prec_{\pi} nrR\langle r_2, _ , _ , _ \rangle\} \end{array} \right\}
\end{aligned}$$

From an execution graph $E = \text{getEG}(\pi)$, we use the definitions of the paper to define **oppo**, **ippo**, **rf_b**, **rf_{̄b}**, **rb**, **rb_b**, **ob**, and **ib**.

THEOREM D.3. $\text{getEG}(\pi)$ is well-formed.

PROOF. We need to check the conditions of a pre-execution (Def. 4.2) and of well-formedness (Def. 4.3). For the pre-execution conditions:

- Checking $\text{Event}^0 \times (\text{Event} \setminus \text{Event}^0) \subseteq po$: by definition.
- Checking po is a union of strict partial orders each on one thread:
If $t(e_1) \neq t(e_2)$, then $(e_1, e_2) \notin po$ and $(e_2, e_1) \notin po$ by definition. If $t(e_1) = t(e_2)$, then either $(e_1, e_2) \in po$ or $(e_2, e_1) \in po$. This comes from the second case of the definition of po : if there is λ_1 and λ_2 such that λ_i generates e_i in π , then either $\lambda_1 \prec_{\pi} \lambda_2$ or $\lambda_2 \prec_{\pi} \lambda_1$.
- Checking that **rf** is functional on its range:
If $r \in \mathcal{R} \subseteq \{\text{getA}(\lambda) \mid \lambda \in \pi\}$, then we have either $1R\langle r, _ \rangle$, $n1R\langle r, _ , _ , _ \rangle$, or $nrR\langle r, _ , _ , _ \rangle$ in π , and r have at least one antecedent.
If $(w, r) \in \text{rf}$, let us assume $r \in n1R$, then by definition $n1R\langle r, w, _ , _ \rangle \in \pi$. Since $\text{nodup}(\pi)$, for all $w' \neq w$, we have $n1R\langle r, w', _ , _ \rangle \notin \pi$, and syntactically we cannot write $1R\langle r, _ \rangle$ or $nrR\langle r, _ , _ , _ \rangle$, so $(w', r) \notin \text{rf}$. Similarly, $r \in 1R$ or $r \in nrR$ only have one antecedent.
- Checking that **rf** relates events on the same location with matching values:
By syntactic definition of the annotated labels $1R$, $n1R$, and nrR , e.g., $1R\langle r, w \rangle \implies \text{eq}_{\text{loc} \& \text{v}}(r, w)$.
- Checking that **mo** is a union of strict total orders for writes on each variables:
By definition of **mo**, given that we have $\text{complete}(\pi)$, e.g., if $1W\langle w \rangle \in \pi$ then $B\langle w \rangle \in \pi$.
- Checking that **pf** $\subseteq po \cap \text{sqp}$:
If $(w, p) \in \text{pf}$ with $w \in n1W$ (resp. nrW), then we have $n1W\langle w, e \rangle \prec_{\pi} P\langle p, e \rangle$. There is λ such that λ generates w in π , and we have $\lambda \prec_{\pi} n1W\langle w, e \rangle \prec_{\pi} P\langle p, e \rangle$. Also, $t(p) = t(w)$ and $\bar{n}(p) = \bar{n}(e) = \bar{n}(w)$, so we have $(w, p) \in po$ and $(w, p) \in \text{sqp}$.
- Checking that **pf** is functional on its domain:
If $(w, p) \in \text{pf}$ with $w \in n1W$ (resp. nrW), then we have $n1W\langle w, e \rangle \prec_{\pi} P\langle p, e \rangle$. From $\text{nodup}(\pi)$, for all $p' \neq p$ we have $P\langle p', e \rangle \notin \pi$, so w has at most one image.

- Checking that **pf** is total and functional on its range:
If $p \in \text{Event}$, then there is $e \in \text{nlEX}$ (resp. nrEX) such that $\text{P}(p, e) \in \pi$. From $\text{backComp}(\pi)$ there is $w \in \text{nlW}$ (resp. nrW) such that $\text{nlW}(w, e) \prec_{\pi} \text{P}(p, e)$, and so $(w, p) \in \text{pf}$. From $\text{nodup}(\pi)$, e cannot be used in another nlW (resp. nrW) annotated label, and p has exactly one antecedent.
- Check that for all $(a, b) \in \text{sqp}$, $a \in \text{nrR}$, $b \in \text{nrW}$, (resp. nlR/nlW) then $(a, b) \in \text{nfo} \cup \text{nfo}^{-1}$:
By definition of **nfo**, given that $\text{bufFlushOrd}(\pi)$ forbids the interleaving $\text{nrW}(w, _) \prec_{\pi} \text{nrR}(r, _, _)$ $\prec_{\pi} \text{B}(w)$ (resp. nlW and nlR) when $\text{sameqp}(r, w)$.

For the well-formedness conditions:

- (1) Let us assume $(w_1, w_2) \in \text{po} \cap \text{sqp}$ and $(w_2, p_2) \in \text{pf}$. The three events are on the same thread and queue pair.
If $w_1 \in \text{nlW}$, then by $\text{complete}(\pi)$ there is a chain $\text{Push}(a_1) \prec_{\pi} \text{NIC}(a_1) \prec_{\pi} \text{nrR}(_, _, a_1, w_1) \prec_{\pi} \text{nlW}(w_1, e_1)$; if $w_1 \in \text{nrW}$, there is instead a chain $\text{Push}(a_1) \prec_{\pi} \text{NIC}(a_1) \prec_{\pi} \text{nlR}(_, _, a_1, w_1) \prec_{\pi} \text{nrW}(w_1, e_1) \prec_{\pi} \text{CN}(e_1)$. Similarly there is a chain for w_2 . By $(w_1, w_2) \in \text{po}$ we have $\text{Push}(a_1) \prec_{\pi} \text{Push}(a_2)$, and by $\text{bufFlushOrd}(\pi)$ we have $\text{NIC}(a_1) \prec_{\pi} \text{NIC}(a_2)$.
Let us call λ_1 the last annotated label on the chain for w_1 , i.e., either $\text{nlW}(w_1, e_1)$ or $\text{CN}(e_1)$. Similarly, λ_2 is the last annotated label on the chain for w_2 . There are four cases to consider, but in all four $\text{nicActOrder}(\pi)$ implies $\lambda_1 \prec_{\pi} \lambda_2$.
Then, from $\text{pollOrder}(\pi)$, there is p_1 such that $\text{P}(p_1, e_1) \prec_{\pi} \text{P}(p_2, e_2)$. By definitions, we have both $(w_1, p_1) \in \text{pf}$ and $(p_1, p_2) \in \text{po}$.
- (2) If $r \in \text{nlR}$, then there is $w \in \text{nrW}$ (taken from $\text{nlR}(_, _, _, w)$) such that $(r, w) \in \text{po}|_{\text{imm}}$. This is by the last case of definition of po , since there is λ_a such that we have both λ_a generates r in π and λ_a generates w in π .
Similarly for nrR/nlW , nrW/nlR , and nlW/nrR .
- (3) If $(r, w) \in \text{po}|_{\text{imm}}$, $\text{type}(r) \in \{\text{nlR}, \text{nrR}\}$, and $\text{type}(w) \in \{\text{nlW}, \text{nrW}\}$, then $(r, w) \in \text{po}$ comes from the last case of the definition of po , and we have either $\text{nlR}(_, _, _, w)$ or $\text{nrR}(_, _, _, w)$ in π . In both cases, we have $v_r(r) = v_w(w)$ by syntactic definition of the annotated labels.

□

LEMMA D.4. **OB**; $[\text{Inst}] \subseteq \text{IB}$ and $[\text{Inst}]; \text{IB} \subseteq \text{OB}$.

PROOF. If $(e_1, e_2) \in \text{OB}; [\text{Inst}]$, then $\text{getO}\lambda(e_1, \pi) \prec_{\pi} \text{getO}\lambda(e_2, \pi) = \text{getI}\lambda(e_2, \pi)$.

- If $e_1 \in \text{Inst}$, then $\text{getO}\lambda(e_1, \pi) = \text{getI}\lambda(e_1, \pi)$, so we have $\text{getI}\lambda(e_1, \pi) \prec_{\pi} \text{getI}\lambda(e_2, \pi)$ and $(e_1, e_2) \in \text{IB}$.
- If $e_1 \in \{\text{lw}, \text{nlW}, \text{nrW}\}$, there is λ such that $\text{type}(\lambda) \in \{\text{lw}, \text{nlW}, \text{nrW}\}$, $\text{getA}(\lambda) = e_1$, and $\text{getI}\lambda(e_1, \pi) = \lambda \prec_{\pi} \text{B}(e_1) = \text{getO}\lambda(e_1, \pi)$. By transitivity we again have $\text{getI}\lambda(e_1, \pi) \prec_{\pi} \text{getI}\lambda(e_2, \pi)$ and $(e_1, e_2) \in \text{IB}$.

With a similar reasoning, we can see that $[\text{Inst}]; \text{IB} \subseteq \text{OB}$.

□

THEOREM D.5. $\text{getEG}(\pi)$ is consistent.

PROOF. From Definition C.4, we need to check that both **ib** and **ob** are irreflexive. Note that we still use the recursive definition given in Appendix C.4. Since **IB** and **OB** are irreflexive, it is enough to show that **ib** \subseteq **IB** and **ob** \subseteq **OB**.

The explicit definition using limits is the following (where $\text{rf}_b^- \triangleq (\text{rf} \setminus \text{rf}_b)$ includes $(\text{rf} \cap \text{sqp})^+$ since we assume the PCIe guarantees hold):

$$\text{ib}^0 \triangleq (\text{ippo} \cup \text{rf} \cup \text{pf} \cup \text{rb}_b \cup \text{nfo})^+$$

$$\begin{aligned}
\mathbf{ob}^0 &\triangleq (\mathbf{oppo} \cup \mathbf{rf}_{\overline{b}} \cup [\mathbf{n1W}]; \mathbf{pf} \cup \mathbf{rb} \cup \mathbf{nfo} \cup \mathbf{mo})^+ \\
\mathbf{ib}^{n+1} &\triangleq (\mathbf{ib}^n \cup \mathbf{ob}^n; [\mathbf{Inst}])^+ \\
\mathbf{ob}^{n+1} &\triangleq (\mathbf{ob}^n \cup [\mathbf{Inst}]; \mathbf{ib}^n)^+ \\
\mathbf{ib} &\triangleq \lim_{n \rightarrow \infty} \mathbf{ib}^n \\
\mathbf{ob} &\triangleq \lim_{n \rightarrow \infty} \mathbf{ob}^n
\end{aligned}$$

It is then enough to show that $\mathbf{ib}^0 \subseteq \mathbf{IB}$ and $\mathbf{ob}^0 \subseteq \mathbf{OB}$. Using Lemma D.4 above, we can check the induction case:

$$\begin{aligned}
\mathbf{ib}^{n+1} &= (\mathbf{ib}^n \cup \mathbf{ob}^n; [\mathbf{Inst}])^+ \subseteq (\mathbf{ib}^n \cup \mathbf{OB}; [\mathbf{Inst}])^+ \subseteq (\mathbf{IB} \cup \mathbf{IB})^+ = \mathbf{IB} \\
\mathbf{ob}^{n+1} &= (\mathbf{ob}^n \cup [\mathbf{Inst}]; \mathbf{ib}^n)^+ \subseteq (\mathbf{ob}^n \cup [\mathbf{Inst}]; \mathbf{IB})^+ \subseteq (\mathbf{OB} \cup \mathbf{OB})^+ = \mathbf{OB}
\end{aligned}$$

Since \mathbf{IB} and \mathbf{OB} are transitive, we need to check the components of \mathbf{ib}^0 and \mathbf{ob}^0 . There are eleven cases to verify.

- Checking $\mathbf{ippo} \subseteq \mathbf{IB}$.

Let $E^{\text{cpu}} = \{1R, 1W, CAS, F, P\}$ and $E^{\text{nic}} = \{n1R, nrR, n1W, nrW, nF\}$. $[E^{\text{cpu}}]; \mathbf{po} \subseteq \mathbf{IB}$ by definition of \mathbf{po} and \mathbf{IB} : E^{cpu} are the events for which the same annotated label is used to define \mathbf{po} and \mathbf{IB} , i.e., $\forall e \in E^{\text{cpu}}$, $\text{getL}(e, \pi)$ generates e in π .

To check that $[E^{\text{nic}}]; \mathbf{ippo}; [E^{\text{nic}}] \subseteq \mathbf{IB}$, there are 18 cases to consider. They are all trivially satisfied by $\text{nicActOrder}(\pi)$.

- Checking $\mathbf{oppo} \subseteq \mathbf{OB}$.

From above we have $[\mathbf{Inst}]; \mathbf{oppo} \subseteq [\mathbf{Inst}]; \mathbf{ippo} \subseteq [\mathbf{Inst}]; \mathbf{IB} \subseteq \mathbf{OB}$.
 $[1W]; \mathbf{po}; [\mathbf{Event} \setminus (1R \cup P)] \subseteq \mathbf{OB}$ by using $\text{bufFlushOrd}(\pi)$.

For the remaining four cases:

- (I9) $[\mathbf{n1W}]; (\mathbf{po} \cap \mathbf{sqp}); [\mathbf{n1W}] \subseteq \mathbf{OB}$ comes from $\text{nicActOrder}(\pi)$ (i.e., $\mathbf{n1W} \langle \dots \rangle \prec_{\pi} \mathbf{n1W} \langle \dots \rangle$) and $\text{bufFlushOrd}(\pi)$ (i.e., $\mathbf{B} \langle \dots \rangle \prec_{\pi} \mathbf{B} \langle \dots \rangle$).
- (G7) $[\mathbf{nrW}]; (\mathbf{po} \cap \mathbf{sqp}); [\mathbf{nrW}] \subseteq \mathbf{OB}$ comes from $\text{nicActOrder}(\pi)$ (i.e., $\mathbf{nrW} \langle \dots \rangle \prec_{\pi} \mathbf{nrW} \langle \dots \rangle$) and $\text{bufFlushOrd}(\pi)$ (i.e., $\mathbf{B} \langle \dots \rangle \prec_{\pi} \mathbf{B} \langle \dots \rangle$).
- (G8) $[\mathbf{nrW}]; (\mathbf{po} \cap \mathbf{sqp}); [\mathbf{nrR}] \subseteq \mathbf{OB}$ comes from $\text{nicActOrder}(\pi)$ (i.e., $\mathbf{nrW} \langle \dots \rangle \prec_{\pi} \mathbf{nrR} \langle \dots \rangle$) and $\text{bufFlushOrd}(\pi)$ (i.e., $\mathbf{nrW} \langle \dots \rangle \prec_{\pi} \mathbf{B} \langle \dots \rangle \prec_{\pi} \mathbf{nrR} \langle \dots \rangle$).
- (G9) If $e_1 \in \mathbf{nrW}$, $e_3 \in \mathbf{n1W}$, and $(e_1, e_3) \in (\mathbf{po} \cap \mathbf{sqp})$, then from Def. 4.3 there is $e_2 \in \mathbf{nrR}$ such that $(e_2, e_3) \in \mathbf{po}_{\text{imm}}$ and thus $(e_1, e_2) \in (\mathbf{po} \cap \mathbf{sqp})$. From case G8 above, we have $(e_1, e_2) \in \mathbf{OB}$. From $\text{backComp}(\pi)$, we have $(e_2, e_3) \in [\mathbf{Inst}]; \mathbf{IB} \subseteq \mathbf{OB}$. Thus $[\mathbf{nrW}]; (\mathbf{po} \cap \mathbf{sqp}); [\mathbf{n1W}] \subseteq \mathbf{OB}$.

- Checking $\mathbf{rf}_{\overline{b}} \subseteq \mathbf{OB}$.

If $(w, r) \in \mathbf{rf}_{\overline{b}}$, there is π_1 and π_2 such that $\pi = \pi_2 \cdot \text{getO}\lambda(r, \pi) \cdot \pi_1$, and we use $\text{wfrd}(\pi)$.

- If $r \in 1R$, we have $\text{wfrdCPU}(r, w, \pi_1)$. The definition allows for three different cases. In the first case, $\lambda \in \{\mathbf{B}(w), \mathbf{CAS}(w, _) \}$ is in π_1 ; we have $\lambda = \text{getO}\lambda(w, \pi) \prec_{\pi} \text{getO}\lambda(r, \pi)$ and so $(w, r) \in \mathbf{OB}$. In the second case, we have $\lambda = 1W(w)$ and $t(w) = t(r)$; so $(w, r) \in [1W]; (\mathbf{rf} \cap \mathbf{sthd}); [1R] = \mathbf{rf}_{\overline{b}}$, which contradicts $(w, r) \in \mathbf{rf}_{\overline{b}} = \mathbf{rf} \setminus \mathbf{rf}_b$. In the third case, $w = \text{init}_x$ for some location x , so $(w, r) \in \mathbf{Event}_0 \times (\mathbf{Event} \setminus \mathbf{Event}_0) \subseteq \mathbf{OB}$.
- If $r \in \mathbf{CAS}$, similarly to above, except the second case of $\text{wfrdCPU}(r, w, \pi_1)$ is not possible because of $\text{bufFlushOrd}(\pi)$: $\mathbf{B}(w) \notin \pi_1$ while \mathbf{CAS} acts as a memory fence.
- If $r \in \mathbf{n1R}$, we have $\text{wfrdNIC}(r, w, \pi_1)$, with two possibilities. In the first case, $\lambda \in \{\mathbf{B}(w), \mathbf{CAS}(w, _) \}$ is in π_1 ; we have $\lambda = \text{getO}\lambda(w, \pi) \prec_{\pi} \text{getO}\lambda(r, \pi)$ and so $(w, r) \in \mathbf{OB}$. In the second case, $w = \text{init}_x$ for some location x , so $(w, r) \in \mathbf{Event}_0 \times (\mathbf{Event} \setminus \mathbf{Event}_0) \subseteq \mathbf{OB}$.
- If $r \in \mathbf{nrR}$, similarly to above.

- Checking $\text{rf} \subseteq \text{IB}$.

From above we have $\text{rf}_b = \text{rf}_b^-$; $[\text{Inst}] \subseteq \text{OB}$; $[\text{Inst}] \subseteq \text{IB}$.

If $(w, r) \in \text{rf}_b \subseteq [1W]; \text{rf}; [1R]$, then there is $1R\langle r, w \rangle \in \pi$. There is π_1 and π_2 such that $\pi = \pi_2 \cdot 1R\langle r, w \rangle \cdot \pi_1$. So by $\text{wfrd}(\pi)$ we have $\text{wfrdCPU}(r, w, \pi_1)$ which implies $1W\langle w \rangle \prec_\pi 1R\langle r, w \rangle$ and $(w, r) \in \text{IB}$.

- Checking $[\text{n}1W]; \text{pf} \subseteq \text{OB}$.

If $(w, p) \in \text{pf}$ with $w \in \text{n}1W$, then there exists e such that $\text{n}1W\langle w, e \rangle \prec_\pi P\langle p, e \rangle$. From $\text{backComp}(\pi)$, we have $\text{n}1W\langle w, e \rangle \prec_\pi B\langle w \rangle \prec_\pi P\langle p, e \rangle$ and so $(w, p) \in \text{OB}$.

- Checking $\text{pf} \subseteq \text{IB}$.

If $(w, p) \in \text{pf}$, then there exists e such that either $\text{n}1W\langle w, e \rangle \prec_\pi P\langle p, e \rangle$ or $\text{n}rW\langle w, e \rangle \prec_\pi P\langle p, e \rangle$.

In both cases we immediately have $(w, p) \in \text{IB}$.

- Checking $\text{rb}_b \subseteq \text{IB}$.

If $(r, w') \in \text{rb}_b$ then $r \in 1R$, $w' \in 1W$, $t(r) = t(w')$, and there exists w such that $(w, r) \in \text{rf}$ and $(w, w') \in \text{mo}$. There is π_4 and π_3 such that $\pi = \pi_4 \cdot 1R\langle r, w \rangle \cdot \pi_3$. So by $\text{wfrd}(\pi)$ we have $\text{wfrdCPU}(r, w, \pi_3)$, and there are three cases to consider.

- In the first case, $\pi_3 = \pi_2 \cdot \lambda_w \cdot \pi_1$, with $\lambda_w \in \{B\langle w \rangle, \text{CAS}\langle w, _ \rangle\}$, and $B\langle w' \rangle \notin \pi_2$. Since $(w, w') \in \text{mo}$ we have $B\langle w' \rangle \notin \pi_1$, and so $B\langle w' \rangle \notin \pi_3$. The last condition of the first case then gives us $1W\langle w' \rangle \notin \pi_3$, which implies $(r, w') \in \text{IB}$.
- In the second case, $\pi_3 = \pi_2 \cdot \lambda_w \cdot \pi_1$, with $\lambda_w = 1W\langle w \rangle$, $\text{thread}(w) = \text{thread}(r)$, and $B\langle w \rangle \notin \pi_3$. Then w and w' are on the same thread, and by $\text{buffFlushOrd}(\pi)$ and $(w, w') \in \text{mo}$ we have $1W\langle w \rangle \prec_\pi 1W\langle w' \rangle$ and $1W\langle w' \rangle \notin \pi_1$. The last condition of the second case gives us $1W\langle w' \rangle \notin \pi_2$, so $1W\langle w' \rangle \notin \pi_3$ and $(r, w') \in \text{IB}$.
- In the last case, $w = \text{init}_x$ for some location x , and we immediately get $1W\langle w' \rangle \notin \pi_3$, which implies $(r, w') \in \text{IB}$.

- Checking $\text{rb} \subseteq \text{OB}$.

If $(r, w') \in \text{rb}$, then there exists w such that $(w, r) \in \text{rf}$ and $(w, w') \in \text{mo}$. By definition of rf , there is π_4 and π_3 such that $\pi = \pi_4 \cdot \lambda_r \cdot \pi_3$, with $\lambda_r \in \{1R\langle r, w \rangle, \text{CAS}\langle r, w \rangle, \text{n}1R\langle r, w, _, _ \rangle, \text{n}rR\langle r, w, _, _ \rangle\}$. So by $\text{wfrd}(\pi)$ we have either $\text{wfrdNIC}(r, w, \pi_3)$ or $\text{wfrdCPU}(r, w, \pi_3)$, and there are five cases to consider.

- In the first case of $\text{wfrdNIC}(r, w, \pi_3)$, $\pi_3 = \pi_2 \cdot \text{getO}\lambda(w, \pi) \cdot \pi_1$, and $\text{getO}\lambda(w', \pi) \notin \pi_2$. Since $(w, w') \in \text{mo}$ we have $\text{getO}\lambda(w', \pi) \notin \pi_1$, and thus $\text{getO}\lambda(w', \pi) \notin \pi_3$. So $\text{getO}\lambda(w', \pi) \in \pi_4$ and $(r, w') \in \text{OB}$.
- In the last case $\text{wfrdNIC}(r, w, \pi_3)$, $w = \text{init}_x$ for some location x , and we immediately have $\text{getO}\lambda(w', \pi) \notin \pi_3$, which implies $(r, w') \in \text{OB}$.
- For the first case of $\text{wfrdCPU}(r, w, \pi_3)$, same reasoning as for the first case of wfrdNIC .
- For the second case of $\text{wfrdCPU}(r, w, \pi_3)$, $\pi_3 = \pi_2 \cdot \text{getl}\lambda(w, \pi) \cdot \pi_1$, with $\text{thread}(w) = \text{thread}(r)$, and $\text{getO}\lambda(w, \pi) \notin \pi_3$. So $\text{getO}\lambda(w, \pi) \in \pi_4$, and since $(w, w') \in \text{mo}$ we have $\text{getO}\lambda(w', \pi) \in \pi_4$ as well, and $(r, w') \in \text{OB}$.
- For the last case of $\text{wfrdCPU}(r, w, \pi_3)$, same reasoning as for the last case of wfrdNIC .

- Checking $\text{nfo} \subseteq \text{IB}$.

By definition of nfo .

- Checking $\text{nfo} \subseteq \text{OB}$.

By definition of nfo .

- Checking $\text{mo} \subseteq \text{OB}$.

By definition of mo , as what matters are the init_x , $B\langle w \rangle$, and $\text{CAS}\langle w, _ \rangle$ events.

□

D.4 From Declarative Semantics to Annotated Semantics

From a program P and a well-formed consistent execution graph $G = (\text{Event}, \text{po}, \text{rf}, \text{pf}, \text{mo}, \text{nfo})$, where $(\text{Event}, \text{po})$ is generated by P , we want to reconstruct an annotated semantics execution.

THEOREM D.6. ib and ob can be extended into total relations IB and OB on Event such that:

- IB and OB are irreflexive and transitive;
- $\text{OB}; [\text{Inst}] \subseteq \text{IB}$ and $[\text{Inst}]; \text{IB} \subseteq \text{OB}$.

PROOF. We show that if ib is not already total we can extend it (and maybe ob) into a strictly bigger relation satisfying the constraints of the theorem. Let us assume that there is $(a, b) \in \text{Event}^2$ such that $(a, b) \notin \text{ib}$ and $(b, a) \notin \text{ib}$. We arbitrarily decide to include (a, b) in our relation and we define $\text{ib}' = (\text{ib} \cup \{(a, b)\})^+$ and $\text{ob}' = (\text{ob} \cup [\text{Inst}]; \text{ib}')^+$.

Clearly ib' and ob' are transitive, ib' is irreflexive, and $[\text{Inst}]; \text{ib}' \subseteq \text{ob}'$. We need to prove the following two facts: ob' is still irreflexive; and $\text{ob}'; [\text{Inst}] \subseteq \text{ib}'$.

First, let us check that $(\text{ob} \cup [\text{Inst}]; \text{ib}')^+$ is irreflexive. Since ob and $([\text{Inst}]; \text{ib}')$ are both transitive and irreflexive, a cycle would only be possible by alternating between the two components, so it is enough to show that $(\text{ob}; ([\text{Inst}]; \text{ib}'))^+$ is irreflexive. But $(\text{ob}; ([\text{Inst}]; \text{ib}'))^+ = ((\text{ob}; [\text{Inst}]); \text{ib}')^+ \subseteq (\text{ib}; \text{ib}')^+ \subseteq \text{ib}'$ is irreflexive. Thus ob' is irreflexive.

Then, we need to check that $\text{ob}'; [\text{Inst}] \subseteq \text{ib}'$. Using some rewriting, $\text{ob}' = (\text{ob} \cup [\text{Inst}]; \text{ib}')^+ = \text{ob} \cup (\text{ob}^*; ([\text{Inst}]; \text{ib}'))^+; \text{ob}^*$. We know $\text{ob}; [\text{Inst}] \subseteq \text{ib}'$, which also implies $\text{ob}^*; [\text{Inst}] \subseteq \text{ib}'^*$. So $\text{ob}'; [\text{Inst}] = \text{ob}; [\text{Inst}] \cup ((\text{ob}^*; [\text{Inst}]); \text{ib}')^+; (\text{ob}^*; [\text{Inst}]) \subseteq \text{ib}' \cup (\text{ib}'^*; \text{ib}')^+; \text{ib}'^* \subseteq \text{ib}'$.

Once ib is a total relation on Event, we can similarly freely extend ob into a total relation. \square

We use Theorem D.6 above to extend ib and ob into total relations IB and OB .

We use Event to generate new events and some annotated labels. The extended set of events is noted E^{ext} .

- For every $r \in \text{1R}$, from well-formedness conditions, there is w such that $(w, r) \in \text{rf}$ and $\text{eq}_{\text{loc}\&\text{v}}(r, w)$. We create an annotated label $\text{1R}\langle r, w \rangle$.
- For every $u \in \text{CAS}$, from well-formedness conditions, there is w such that $(w, u) \in \text{rf}$ and $\text{eq}_{\text{loc}\&\text{v}}(u, w)$. We create an annotated label $\text{CAS}\langle u, w \rangle$.
- For every $w \in \text{1W}$ (that is not an initialisation event), we create annotated labels $\text{1W}\langle w \rangle$ and $\text{B}\langle w \rangle$.
- For every $f \in \text{F}$, we create annotated labels $\text{F}\langle f \rangle$.
- For every pair $r \in \text{n1R}$ and $w \in \text{nrW}$ such that $(r, w) \in \text{po}|_{\text{imm}}$, we create two events $a \in \text{Put}$ and $e \in \text{nrEX}$, and the annotated labels $\text{Push}\langle a \rangle$, $\text{NIC}\langle a \rangle$, $\text{n1R}\langle r, w', a, w \rangle$ (where $(w', r) \in \text{rf}$, $\text{nrW}\langle w, e \rangle$, $\text{B}\langle w \rangle$, and $\text{CN}\langle e \rangle$). If there is p such that $(w, p) \in \text{pf}$, we also create an annotated label $\text{P}\langle p, e \rangle$. To simplify later definition, we also extend po such that the event a is placed just before r , and e just after w . I.e., let $\text{po}' = \text{po} \cup \{(e', a) \mid (e', r) \in \text{po}\} \cup \{(a, e') \mid (r, e') \in \text{po}^*\}$ and redefine $\text{po} = \text{po}' \cup \{(e', e) \mid (e, w) \in \text{po}'^*\} \cup \{(e, e') \mid (w, e) \in \text{po}'\}$.

Note: from well-formedness conditions, every n1R and every nrW are part of such a pair.

- Similarly for $\text{nrR}/\text{n1W}$, we create $a \in \text{Get}$, $e \in \text{n1EX}$, $\text{Push}\langle a \rangle$, $\text{NIC}\langle a \rangle$, $\text{nrR}\langle \dots \rangle$, $\text{n1W}\langle \dots \rangle$, $\text{B}\langle \dots \rangle$, and potentially $\text{P}\langle \dots \rangle$.
- For every $f \in \text{nF}$, we create the annotated labels $\text{Push}\langle f \rangle$, $\text{NIC}\langle f \rangle$, and $\text{nF}\langle f \rangle$.

Then, we use IB and OB to reconstruct a partial path from these annotated labels. We define a path π_0 such that:

- $\pi_0 \in (\text{ALabel} \setminus (\text{Push} \cup \text{NIC} \cup \text{CN}))^*$
- $\text{getI}\lambda(e_1, \pi_0) \prec_{\pi_0} \text{getI}\lambda(e_2, \pi_0) \iff (e_1, e_2) \in \text{IB}$
- $\text{getO}\lambda(e_1, \pi_0) \prec_{\pi_0} \text{getO}\lambda(e_2, \pi_0) \iff (e_1, e_2) \in \text{OB}$

- $\forall w, w' \in \{1W, n1W, nrW\}, \text{getI}\lambda(w, \pi_0) \prec_{\pi_0} \text{getO}\lambda(w', \pi_0)$

This is possible from the properties of **IB** and **OB**. For pairs of annotated labels not ordered by **IB** or **OB**, we decide to order $1W(w)/n1W(w, _) / nrW(w, _)$ first and $B(w)$ last. Note that the annotated labels $\text{Push}(\dots)$, $\text{NIC}(\dots)$, and $\text{CN}(\dots)$ not covered by **IB/OB** are not yet integrated in π_0 .

Then we extend π_0 to add annotated labels not considered by the declarative semantics. We use the following extension function that introduces a new annotated label as early as possible after a set of dependencies.

$$\text{extend}(\pi, \lambda, S) \triangleq \begin{cases} \pi_2 \cdot \lambda \cdot \lambda' \cdot \pi_1 & \text{if } \pi = \pi_2 \cdot \lambda' \cdot \pi_1 \wedge \lambda' \in S \wedge \pi_2 \cap S = \emptyset \\ \pi \cdot \lambda & \text{if } \pi \cap S = \emptyset \end{cases}$$

We define a new function to recover the first annotated label corresponding to an event:

$$E^{\text{ext}} \triangleq \text{Event} \cup (\text{Get} \cup \text{Put} \cup n1EX \cup nrEX)$$

$$\begin{aligned} \text{getCPU} : E^{\text{ext}} &\rightarrow \text{ALabel} \\ \text{getCPU}(e) \triangleq &\begin{cases} \text{getI}\lambda(e, \pi_0) & \text{if } e \in E^{\text{cpu}} = \{1R, 1W, \text{CAS}, F, P\} \\ \text{Push}(e) & \text{if } e \in \{\text{Put}, \text{Get}, nF\} \\ \text{undefined} & \text{otherwise} \end{cases} \end{aligned}$$

And a similar function for events emptying a CPU buffer:

$$\begin{aligned} \text{getTSO} : E^{\text{ext}} &\rightarrow \text{ALabel} \\ \text{getTSO}(e) \triangleq &\begin{cases} B(e) & \text{if } e \in 1W \\ \text{NIC}(e) & \text{if } e \in \{\text{Put}, \text{Get}, nF\} \\ \text{undefined} & \text{otherwise} \end{cases} \end{aligned}$$

Let us consider $(a_1, \dots, a_n) = \text{Event} \cap \{\text{Put}, \text{Get}, nF\}$ in po order, i.e., if $i < j$ then $(a_j, a_i) \notin \text{po}$. We extend π_0 successively until we get π_n :

- We introduce Push as early as possible:

Let $\pi' = \text{extend}(\pi_{i-1}, \text{Push}(a_i), \{\text{getCPU}(e) \mid (e, a_i) \in \text{po}\})$

- We introduce NIC as early as possible:

Let $\pi'' = \text{extend}(\pi', \text{NIC}(a_i), \{\text{Push}(a_i)\} \cup \{\text{getTSO}(e) \mid (e, a_i) \in \text{po}\})$

- If $a_i \in \text{Put}$, there is $e_i \in \text{nrEX}$ such that $n1R(_, _, a_i, w) \prec_{\pi_0} nrW(w, e_i)$. We also introduce CN : Let $S = \{nrW(w, e_i)\} \cup \{n1W(_, e) \mid (e, e_i) \in \text{po} \cap \text{sqp}\} \cup \{\text{CN}(e) \mid (e, e_i) \in \text{po} \cap \text{sqp}\}$, we pose $\pi_i = \text{extend}(\pi'', \text{CN}(e_i), S)$.

Otherwise, i.e. $a_i \notin \text{Put}$, we simply have $\pi_i = \pi''$

Finally, $\pi = \pi_n$ is our path for an annotated semantics reduction. We clearly have $\text{complete}(\pi)$ by definition. Our goal is then to prove that $\text{wfp}(\pi)$ holds. It is composed of six properties. Note that we already have the existence of the relevant annotated labels, and we need to show that the ordering constraints are respected.

nodup

$\text{nodup}(\pi)$ directly comes from the definition of annotated labels. There is no conflict in event usage.

backComp

Here are a couple lemmas showing that the new annotated labels are not placed too late and do not disturb the expected ordering.

LEMMA D.7. *For all $a \in \{\text{Put}, \text{Get}, nF\}$ and $b \in \text{Event}$, if $(a, b) \in \text{po}^*$, then $\text{Push}(a) \prec_{\pi} \text{getI}\lambda(b, \pi_0)$.*

PROOF. We take an arbitrary b , and proceed for a in po order, i.e., we can assume it holds for $e \in \{\text{Put}, \text{Get}, \text{nF}\}$ such that $(e, a) \in \text{po}$. By definition, $\text{Push}\langle a \rangle$ comes from an extension $\pi'' = \text{extend}(\pi', \text{Push}\langle a \rangle, \{\text{getCPU}(e) \mid (e, a) \in \text{po}\})$ and has been placed either first—and the result is trivial—or just after some $\text{getCPU}(e)$ with $(e, a) \in \text{po}$. If $e \in \{\text{Put}, \text{Get}, \text{nF}\}$, we have $\text{Push}\langle e \rangle \prec_{\pi''} \text{Push}\langle a \rangle \prec_{\pi''} \text{getl}\lambda(b, \pi_0)$ by induction hypothesis. If $e \in E^{\text{cpu}} = \{\text{lR}, \text{lW}, \text{CAS}, \text{F}, \text{P}\}$, we have $\text{getl}\lambda(e, \pi_0) \prec_{\pi''} \text{Push}\langle a \rangle \prec_{\pi''} \text{getl}\lambda(b, \pi_0)$ since $(e, b) \in \text{ippo} \subseteq \text{IB}$. \square

LEMMA D.8. $\forall a \in \{\text{Put}, \text{Get}, \text{nF}\}, \forall b \in \{\text{nF}, \text{nrR}, \text{n1R}, \text{lW}\}, \text{ if } (a, b) \in \text{po}^*, \text{ then } \text{NIC}\langle a \rangle \prec_{\pi} \text{getO}\lambda(b, \pi_0)$.

PROOF. We take an arbitrary $b \in \{\text{nF}, \text{nrR}, \text{n1R}\}$, and proceed for a in po order, i.e., we can assume it holds for $e \in \{\text{Put}, \text{Get}, \text{nF}\}$ such that $(e, a) \in \text{po}$. By definition, $\text{NIC}\langle a \rangle$ comes from an extension $\pi'' = \text{extend}(\pi', \text{NIC}\langle a \rangle, S)$, with $S = \{\text{Push}\langle a \rangle\} \cup \{\text{getTSO}(e) \mid (e, a) \in \text{po}\}$, and has been placed just after some $\lambda \in S$.

- If $\lambda = \text{Push}\langle a \rangle$, then we have $\lambda \prec_{\pi''} \text{NIC}\langle a \rangle \prec_{\pi''} \text{getO}\lambda(b, \pi_0)$ using Lemma D.7 above, since $\text{getl}\lambda(b, \pi_0) = \text{getO}\lambda(b, \pi_0)$.
- If $\lambda = \text{getTSO}(e) = \text{NIC}\langle e \rangle$ for some $e \in \{\text{Put}, \text{Get}, \text{nF}\}$, then we have $\lambda \prec_{\pi''} \text{NIC}\langle a \rangle \prec_{\pi''} \text{getO}\lambda(b, \pi_0)$ by induction hypothesis.
- If $\lambda = \text{getTSO}(e) = \text{B}\langle e \rangle$ for some $e \in \text{lW}$, then we have $\text{B}\langle e \rangle \prec_{\pi''} \text{NIC}\langle a \rangle \prec_{\pi''} \text{getO}\lambda(b, \pi_0)$ since $(e, b) \in \text{oppo} \subseteq \text{OB}$.

 \square

LEMMA D.9. *For all w, e, p , if $\text{nrW}\langle w, e \rangle \in \pi$ and $\text{P}\langle p, e \rangle \in \pi$, then $\text{CN}\langle e \rangle \prec_{\pi} \text{P}\langle p, e \rangle$.*

PROOF. Once again, we proceed for e in po order, i.e., we can assume the result holds for $e' \in \text{nrEX}$ such that $(e', e) \in \text{po}$. $\text{CN}\langle e \rangle$ is inserted in some operation $\pi'' = \text{extend}(\pi', \text{CN}\langle e \rangle, S)$, with $S = \{\text{nrW}\langle w, e \rangle\} \cup \{\text{n1W}\langle _, e' \rangle \mid (e', e) \in \text{po} \cap \text{sqp}\} \cup \{\text{CN}\langle e' \rangle \mid (e', e) \in \text{po} \cap \text{sqp}\}$. It is then placed just after some label $\lambda \in S$.

- If $\lambda = \text{nrW}\langle w, e \rangle$, we have $\lambda \prec_{\pi''} \text{CN}\langle e \rangle \prec_{\pi''} \text{P}\langle p, e \rangle$ because $(w, p) \in \text{pf} \subseteq \text{IB}$.
- If $\lambda = \text{CN}\langle e' \rangle$ with $(e', e) \in \text{po} \cap \text{sqp}$, then there is some w' such that $(w', w) \in \text{po} \cap \text{sqp}$ and $\text{nrW}\langle w', e' \rangle \in \pi'$. From well-formedness condition number 5 (see Definition 4.3), there is some p' such that $(w', p') \in \text{pf}$ and $(p', p) \in \text{po}$. By induction hypothesis, we have $\text{CN}\langle e' \rangle \prec_{\pi'} \text{P}\langle p', e' \rangle$, and from $(p', p) \in \text{IB}$ we have $\text{P}\langle p', e' \rangle \prec_{\pi'} \text{P}\langle p, e \rangle$. In the end, we have the result $\text{CN}\langle e' \rangle \prec_{\pi''} \text{CN}\langle e \rangle \prec_{\pi''} \text{P}\langle p, e \rangle$.
- If $\lambda = \text{n1W}\langle w', e' \rangle$ with $(e', e) \in \text{po} \cap \text{sqp}$, then we also have $(w', w) \in \text{po} \cap \text{sqp}$, so from well-formedness condition number 5 (see Definition 4.3), there is some p' such that $(w', p') \in \text{pf}$ and $(p', p) \in \text{po}$. We have $\text{n1W}\langle w', e' \rangle \prec_{\pi''} \text{CN}\langle e \rangle \prec_{\pi''} \text{P}\langle p', e' \rangle \prec_{\pi''} \text{P}\langle p, e \rangle$.

 \square

We can then check that we have $\text{backComp}(\pi)$:

- $\text{lW}\langle w \rangle \prec_{\pi} \text{B}\langle w \rangle$ comes from the third property when defining π_0 ; similarly for n1W and nrW .
- $\text{Push}\langle a \rangle \prec_{\pi} \text{NIC}\langle a \rangle$ comes from the extension process.
- $\text{NIC}\langle f \rangle \prec_{\pi} \text{nF}\langle f \rangle$ comes from Lemma D.8; similarly for $\text{NIC}\langle a \rangle \prec_{\pi} \text{n1R}/\text{nrR}\langle \dots \rangle$.
- $\text{n1R}\langle r, w, a, w' \rangle \prec_{\pi} \text{nrW}\langle w', e \rangle$ comes from $(r, w') \in \text{ippo} \subseteq \text{IB}$; similarly for $\text{nrR}/\text{n1W}$.
- $\text{nrW}\langle w, e \rangle \prec_{\pi} \text{CN}\langle e \rangle$ comes from the extension process
- $\text{n1W}\langle w, e \rangle \prec_{\pi} \text{B}\langle w \rangle \prec_{\pi} \text{P}\langle p, e \rangle$ comes from $(w, p) \in \text{n1W}; \text{pf} \subseteq \text{OB}$.
- $\text{CN}\langle e \rangle \prec_{\pi} \text{P}\langle p, e \rangle$ comes from Lemma D.9.

Thus we have $\text{backComp}(\pi)$.

bufFlushOrd

- $1W\langle w_1 \rangle \prec_{\pi} 1W\langle w_2 \rangle \iff B\langle w_1 \rangle \prec_{\pi} B\langle w_2 \rangle$ when $t(w_1) = t(w_2)$ comes the fact that $[1W]; po; [1W] \subseteq (\text{IB} \cup \text{OB})$, so both sides are true if and only if $(w_1, w_2) \in po$; similarly for $n1W$ and nrW on the same queue pair.
- When $t(a_1) = t(a_2)$, $\text{Push}\langle a_1 \rangle \prec_{\pi} \text{Push}\langle a_2 \rangle \iff \text{NIC}\langle a_1 \rangle \prec_{\pi} \text{NIC}\langle a_2 \rangle \iff (a_1, a_2) \in po$ from the definition of the extension process (to define π_n).
- For $a \in \{\text{Put}, \text{Get}, \text{nF}\}$, $w \in 1W$, such that $t(a) = t(w)$:
 - If $(w, a) \in po$, then $1W\langle w \rangle \prec_{\pi} \text{Push}\langle a \rangle$ and $B\langle w \rangle \prec_{\pi} \text{NIC}\langle a \rangle$ from the definition of the extension process.
 - If $(a, w) \in po$, then $\text{Push}\langle a \rangle \prec_{\pi} 1W\langle w \rangle$ and $\text{NIC}\langle a \rangle \prec_{\pi} B\langle w \rangle$ from Lemmas D.7 and D.8.
- When $t(w) = t(f)$, $1W\langle w \rangle \prec_{\pi} F\langle f \rangle$ implies $(w, f) \in po$ (since $[F]; po; [1W] \subseteq \text{ippo} \subseteq \text{IB}$), which implies $B\langle w \rangle \prec_{\pi} F\langle f \rangle$ (since $[1W]; po; [F] \subseteq \text{oppo} \subseteq \text{OB}$); similarly for CAS.
- If $w \in n1W$, $r \in n1R$, and $\text{sameqp}(w, r)$, then from well-formedness condition number 8 (see Definition 4.3), either $(w, r) \in \text{nfo}$ or $(r, w) \in \text{nfo}$. If $n1W\langle w, _ \rangle \prec_{\pi} n1R\langle r, _, _, _ \rangle$, then $(r, w) \notin \text{nfo}$ (since $\text{nfo} \subseteq \text{IB}$) and $(w, r) \in \text{nfo}$. Thus, $B\langle w \rangle \prec_{\pi} n1R\langle r, _, _, _ \rangle$ (since $\text{nfo} \subseteq \text{OB}$); similarly for nrW/nrR .

Thus we have $\text{bufFlushOrd}(\pi)$.

pollOrder

LEMMA D.10. *For all $e_1, e_2 \in \{n1EX, nrEX\}$, such that $\text{sameqp}(e_1, e_2)$, let $\lambda_1 \in \{n1W\langle _, e_1 \rangle, \text{CN}\langle e_1 \rangle\}$, $\lambda_2 \in \{n1W\langle _, e_2 \rangle, \text{CN}\langle e_2 \rangle\}$, then $(e_1, e_2) \in po \iff \lambda_1 \prec_{\pi} \lambda_2$.*

PROOF. By symmetry, we only need to show $(e_1, e_2) \in po \implies \lambda_1 \prec_{\pi} \lambda_2$. Once again, we proceed for e_1 in po order, i.e., we can assume the result holds for $e' \in nEX$ such that $(e', e_1) \in po$.

- If $\lambda_1 = n1W\langle w_1, e_1 \rangle$ and $\lambda_2 = n1W\langle w_2, e_2 \rangle$, then $(e_1, e_2) \in po$ implies $(w_1, w_2) \in (po \cap \text{sqp})$, so $(w_1, w_2) \in \text{ippo} \subseteq \text{IB}$ and $\lambda_1 \prec_{\pi} \lambda_2$.
- If $\lambda_1 = n1W\langle w_1, e_1 \rangle$ and $\lambda_2 = \text{CN}\langle e_2 \rangle$, then by definition of the extension process we have $\lambda_1 \prec_{\pi} \lambda_2$.
- If $\lambda_1 = \text{CN}\langle e_1 \rangle$ and $\lambda_2 = n1W\langle w_2, e_2 \rangle$, then λ_1 is inserted in some operation $\pi'' = \text{extend}(\pi', \text{CN}\langle e_1 \rangle, S)$, with $S = \{nrW\langle _, e_1 \rangle\} \cup \{n1W\langle _, e' \rangle \mid (e', e_1) \in po \cap \text{sqp}\} \cup \{\text{CN}\langle e' \rangle \mid (e', e_1) \in po \cap \text{sqp}\}$. It is then placed just after some label $\lambda \in S$.
 - If $\lambda = nrW\langle w_1, e_1 \rangle$, we have $\lambda \prec_{\pi''} \lambda_1 \prec_{\pi''} \lambda_2$ because $(w_1, w_2) \in \text{ippo} \subseteq \text{IB}$.
 - If $\lambda = \text{CN}\langle e' \rangle$ or $\lambda = n1W\langle _, e' \rangle$, with $(e', e_1) \in po \cap \text{sqp}$, then by induction hypothesis $\lambda \prec_{\pi''} \lambda_1 \prec_{\pi''} \lambda_2$.
- If $\lambda_1 = \text{CN}\langle e_1 \rangle$ and $\lambda_2 = \text{CN}\langle e_2 \rangle$, then by definition of the extension process we have $\lambda_1 \prec_{\pi} \lambda_2$.

□

Let us assume we have $e_1, e_2, p_2, \lambda_1, \lambda_2$ such that $\text{sameqp}(e_1, e_2)$, $\lambda_1 \in \{n1W\langle _, e_1 \rangle, \text{CN}\langle e_1 \rangle\}$, $\lambda_2 \in \{n1W\langle _, e_2 \rangle, \text{CN}\langle e_2 \rangle\}$, $\lambda_1 \prec_{\pi} \lambda_2$, and $P\langle p_2, e_2 \rangle \in \pi$.

From the creation of the events e_1 and e_2 , there is some $w_1, w_2 \in \{n1W, nrW\}$ such that $(w_i, e_i) \in po|_{\text{imm}}$. From Lemma D.10, we have $(e_1, e_2) \in po$ and thus $(w_1, w_2) \in (po \cap \text{sqp})$. By definition, we also have $(w_2, p_2) \in \text{pf}$. From well-formedness condition number 5 (see Definition 4.3), there is some p_1 such that $(w_1, p_1) \in \text{pf}$ and $(p_1, p_2) \in po$. Thus we have $P\langle p_1, e_1 \rangle \prec_{\pi} P\langle p_2, e_2 \rangle$ as required to prove $\text{pollOrder}(\pi)$.

nicActOrder

Let a_1 and a_2 such that $\text{NIC}\langle a_1 \rangle \prec_{\pi} \text{NIC}\langle a_2 \rangle$ and $\text{sameqp}(a_1, a_2)$. From the definition of the extension process, we have $(a_1, a_2) \in po$.

- If $a_1 \in \text{nF}$ or $a_2 \in \text{nF}$, then most of the required results hold by definition of **ippo**. The only exception is $\text{CN}(e) \prec_\pi \text{nF}(a_2)$ which holds (by induction on e in po order) because all the dependencies of $\text{CN}(e)$ are before $\text{nF}(a_2)$ by **ippo**.
- If $(a_1 \in \text{Get} \wedge a_2 \in \text{Get})$, the result holds by **ippo**.
- If $(a_1 \in \text{Get} \wedge a_2 \in \text{Put})$, the result holds by Lemma D.10.
- If $(a_1 \in \text{Put} \wedge a_2 \in \text{Get})$, the first results holds by **ippo**, the second by Lemma D.10.
- If $(a_1 \in \text{Put} \wedge a_2 \in \text{Put})$, the first two results hold by **ippo**, the last one by Lemma D.10.

Thus we have $\text{nicActOrder}(\pi)$.

wfrd

Let us assume we have $\pi = \pi_4 \cdot \lambda_r \cdot \pi_3$, with $\lambda_r \in \{1R(r, w), \text{CAS}(r, w), \text{n1R}(r, w, _, _), \text{nrR}(r, w, _, _) \}$. In all cases we have $(w, r) \in \text{rf}$. Another important fact is that $\forall w', (w, w') \in \text{mo} \implies (r, w') \in \text{rb}$.

- If $\lambda_r = 1R(r, w)$, we need to show $\text{wfrdCPU}(r, w, \pi_3)$.
 - If $w = \text{init}_{\text{loc}(w)}$, then we need to check that $\{B(w'), \text{CAS}(w', _) \in \pi_3 \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset$ and $\{1W(w'') \in \pi_3 \mid \text{loc}(w'') = \text{loc}(r) \wedge t(w'') = t(r)\} = \emptyset$. For the first, such a w' would imply $(r, w') \in \text{rb} \subseteq \text{OB}$, which contradicts the ordering with λ_r . For the second, such an w'' would imply $(r, w'') \in \text{rb}_b \subseteq \text{IB}$, and $\lambda_r \prec_\pi 1W(w'')$ which similarly contradicts the ordering with λ_r .
 - If $w \in 1W, t(w) = t(r)$, and $B(w) \notin \pi_3$. From $(w, r) \in \text{rf}_b \subseteq \text{IB}$, we have $\lambda_w = 1W(w) \prec_\pi \lambda_r$, i.e., $\pi_3 = \pi_2 \cdot \lambda_w \cdot \pi_1$. We need to show that $\{1W(w') \in \pi_2 \mid \text{loc}(w') = \text{loc}(r) \wedge t(w') = t(r)\} = \emptyset$. Such a w' would imply $(w, w') \in \text{po}$ (from $[1W]; \text{po}; [1W] \subseteq \text{ippo} \subseteq \text{IB}$, and the execution graph forcing either $(w, w') \in \text{po}$ or $(w', w) \in \text{po}$), $(w, w') \in \text{mo}$ (from $[1W]; \text{po}; [1W] \subseteq \text{oppo} \subseteq \text{OB}$, and well-formedness conditions forcing either $(w, w') \in \text{mo}$ or $(w', w) \in \text{mo}$), and $(r, w') \in \text{rb}_b \subseteq \text{IB}$ would contradicts the ordering with λ_r .
 - Else we have $\lambda_w \in \pi_3$, with $\lambda_w \in \{B(w), \text{CAS}(w, _) \}$. If $w \in 1W$ and $t(w) = t(r)$, this is the remaining, else it comes from $(w, r) \in \text{rf}_b \subseteq \text{OB}$. Thus we have $\pi_3 = \pi_2 \cdot \lambda_w \cdot \pi_1$, and we need to check two properties. First, we check that $\{B(w'), \text{CAS}(w', _) \in \pi_2 \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset$. It holds because such a w' would again imply $(r, w') \in \text{rb} \subseteq \text{OB}$ and contradict the ordering with λ_r . Second, we check that $\left\{ w' \mid \begin{array}{l} 1W(w') \in \pi_3 \wedge B(w') \notin \pi_3 \wedge \\ \text{loc}(w') = \text{loc}(r) \wedge t(w') = t(r) \end{array} \right\} = \emptyset$. It holds because such a w' would again imply $(w, w') \in \text{mo}$, $(r, w') \in \text{rb}_b \subseteq \text{IB}$ and contradict the ordering with λ_r .
- If $\lambda_r = \text{CAS}(r, w)$, we similarly check that $\text{wfrdCPU}(r, w, \pi_3)$ holds. The difference is that cases that previously contradicted $(\text{rb}_b \subseteq \text{IB})$ now contradict $\text{bufFlushOrd}(\pi)$ that forces the buffer of $t(r)$ to be empty when performing λ_r .
- If $\lambda_r = \text{n1R}(r, w, _, _)$, we need to show $\text{wfrdNIC}(r, w, \pi_3)$.
 - If $w = \text{init}_{\text{loc}(w)}$, then we need to check that $\{B(w'), \text{CAS}(w', _) \in \pi_3 \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset$. Such a w' would imply $(r, w') \in \text{rb} \subseteq \text{OB}$, which contradicts the ordering with λ_r .
 - Else we have $\lambda_w \in \pi_3$, with $\lambda_w \in \{B(w), \text{CAS}(w, _) \}$. This comes from $(w, r) \in \text{rf}_b \subseteq \text{OB}$. Thus we have $\pi_3 = \pi_2 \cdot \lambda_w \cdot \pi_1$, and we need to check that $\{B(w'), \text{CAS}(w', _) \in \pi_2 \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset$. It holds because such a w' would again imply $(r, w') \in \text{rb} \subseteq \text{OB}$ and contradict the ordering with λ_r .
- If $\lambda_r = \text{nrR}(r, w, _, _)$, we similarly check that $\text{wfrdNIC}(r, w, \pi_3)$ for the same reasons.

Thus we have $\text{wfrd}(\pi)$.

THEOREM D.11. *Let G be a well-formed consistent execution graph generated from a program P . Let π be the path obtained from G by the process defined above. Then there is M', QP' (such that for all*

t, \bar{n} we have $QP'(t)(\bar{n}) = \langle \varepsilon, \varepsilon, nEX^* \rangle$, and an equivalent path π' (producing the same outcome as π) such that $P, M_0, B_0, QP_0, \varepsilon \Rightarrow^* (\lambda t.\text{skip}), M', B_0, QP', \pi'$.

PROOF. From above, we have $\text{wf}(\pi)$. This shows that the program configuration can perform the events described by the annotated labels of π . We need to slightly reorder the path because of failed CAS operations, as the two events (memory fence and local read) might not be immediately after each other in π , and we delay the memory fence operation in π' to match the annotated operational semantics. The remaining part of the proof is simply to check that the command rewritings used when deriving the execution graph from P (see Fig. 23) can be used as \mathcal{E} transitions in the annotated semantics for P , which follows from the definitions. \square

D.5 Operational Semantics and Annotated Semantics

We define forgetful functions from annotated configurations to operational configurations. For memories, we replace the write event by the value written. For labels within annotated configurations, we drop some arguments to recover the data structure of the operational semantics.

$$\begin{aligned}
 \llbracket \cdot \rrbracket_M : \text{AMem} &\rightarrow \text{Mem} \\
 \llbracket M \rrbracket_M &\triangleq \lambda x.v_w(M(x))
 \end{aligned}$$

$$\begin{aligned}
 \llbracket \cdot \rrbracket_{op} : E^{\text{ext}} &\rightharpoonup \{y^{\bar{n}} := x^n, y^{\bar{n}} := v, \text{ack}_p, x^n := y^{\bar{n}}, x^n := v, \text{cn}, \text{rfence } \bar{n}\} \\
 \llbracket 1W(x, v_w) \rrbracket_{op} &\triangleq x := v_w & \llbracket \text{nrEX}(\bar{n}) \rrbracket_{op} &\triangleq \text{ack}_p \\
 \llbracket \text{nrW}(\bar{y}, v_r) \rrbracket_{op} &\triangleq \bar{y} := v_r & \llbracket F \rrbracket_{op} &\text{ is undefined} \\
 \llbracket n1W(x, v_w, \bar{n}) \rrbracket_{op} &\triangleq x := v_w & \llbracket P(\dots) \rrbracket_{op} &\text{ is undefined} \\
 \llbracket nF(\bar{n}) \rrbracket_{op} &\triangleq \text{rfence } \bar{n} & \llbracket 1R(\dots) \rrbracket_{op} &\text{ is undefined} \\
 \llbracket \text{Put}(\bar{y}, x) \rrbracket_{op} &\triangleq \bar{y} := x & \llbracket \text{CAS}(\dots) \rrbracket_{op} &\text{ is undefined} \\
 \llbracket \text{Get}(x, \bar{y}) \rrbracket_{op} &\triangleq x := \bar{y} & \llbracket n1R(\dots) \rrbracket_{op} &\text{ is undefined} \\
 \llbracket n1EX(\bar{n}) \rrbracket_{op} &\triangleq \text{cn} & \llbracket \text{nrR}(\dots) \rrbracket_{op} &\text{ is undefined}
 \end{aligned}$$

$$\begin{aligned}
 \llbracket \cdot \rrbracket_{opl} : E^{\text{ext}} &\rightharpoonup \{y^{\bar{n}} := x^n, y^{\bar{n}} := v, x^n := y^{\bar{n}}, x^n := v, \text{cn}, \text{rfence } \bar{n}\} \\
 \llbracket l \rrbracket_{opl} &= \begin{cases} \text{cn} & \text{if } l = \text{nrEX}(\bar{n}) \\ \llbracket l \rrbracket_{op} & \text{otherwise} \end{cases}
 \end{aligned}$$

The labels that cannot appear in a well-formed annotated configuration are not mapped. For put operations, the operational semantics uses both (ack_p) and (cn) while the annotated semantics uses the label nrEX , so the mapping is different for labels in wb_L .

$\llbracket \cdot \rrbracket_{op}$ and $\llbracket \cdot \rrbracket_{opl}$ are extended to lists in an obvious way.

We then extend this to configurations as expected. We overload notations to simplify the formulas.

For $qp = \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \in \text{AQP}air$, we define $\llbracket qp \rrbracket \triangleq \langle \llbracket \text{pipe} \rrbracket_{op}, \llbracket \text{wb}_R \rrbracket_{op}, \llbracket \text{wb}_L \rrbracket_{opl} \rangle$.

For $QP \in \text{AQP}Map$, we define $\llbracket QP \rrbracket \triangleq \lambda t. \lambda \bar{n}. \llbracket QP(t)(\bar{n}) \rrbracket$.

For $B \in \text{ASB}Map$, we define $\llbracket B \rrbracket \triangleq \lambda t. \llbracket B(t) \rrbracket_{op}$.

THEOREM D.12. *For all $P, P' \in \text{Prog}$, $M, M' \in \text{AMem}$, $B, B' \in \text{ASB}Map$, $QP, QP' \in \text{AQP}Map$, $\pi, \pi' \in \text{Path}$, if $P, M, B, QP, \pi \Rightarrow P', M', B', QP', \pi'$ and $\text{wf}(M, B, QP, \pi)$, then $P, \llbracket M \rrbracket_M, \llbracket B \rrbracket, \llbracket QP \rrbracket, \pi \Rightarrow P', \llbracket M' \rrbracket_M, \llbracket B' \rrbracket, \llbracket QP' \rrbracket, \pi'$.*

PROOF. By straightforward induction on \Rightarrow . □

THEOREM D.13. *For all $M \in \text{AMem}$, $M'' \in \text{Mem}$, $B \in \text{ASB}Map$, $B'' \in \text{SB}Map$, $QP \in \text{AQP}Map$, $QP'' \in \text{QPM}ap$, and $\pi \in \text{Path}$, if $P, \llbracket M \rrbracket_M, \llbracket B \rrbracket, \llbracket QP \rrbracket \Rightarrow P', M'', B'', QP''$ and $\text{wf}(M, B, QP, \pi)$, then there exists $M' \in \text{AMem}$, $B' \in \text{ASB}Map$, $QP' \in \text{AQP}Map$, and $\pi' \in \text{Path}$ such that $\llbracket M' \rrbracket_M = M''$, $\llbracket B' \rrbracket = B''$, $\llbracket QP' \rrbracket = QP''$, and $P, M, B, QP, \pi \Rightarrow P', M', B', QP', \pi'$.*

PROOF. By straightforward induction on \Rightarrow . In some cases, the reduction enforces a specific annotated label λ and we have $\pi' = \lambda \cdot \pi$; we then need $\text{wf}(M, B, QP, \pi)$ to check that λ is fresh enough for π . □

THEOREM D.14 (OPERATIONAL AND ANNOTATED SEMANTICS EQUIVALENCE). *For all program P .*

- $\llbracket [M_0] \rrbracket_M, \llbracket [B_0] \rrbracket, \text{ and } \llbracket [QP_0] \rrbracket$ are the initialisation for the operational semantics;
- If $P, M_0, B_0, QP_0, \varepsilon \Rightarrow^* P', M', B', QP', \pi'$ then $P, \llbracket [M_0] \rrbracket_M, \llbracket [B_0] \rrbracket, \llbracket [QP_0] \rrbracket \Rightarrow^* P', \llbracket [M'] \rrbracket_M, \llbracket [B'] \rrbracket, \llbracket [QP'] \rrbracket$
- If $P, \llbracket [M_0] \rrbracket_M, \llbracket [B_0] \rrbracket, \llbracket [QP_0] \rrbracket \Rightarrow^* P', M'', B'', QP''$ then there exists $M' \in \text{AMem}$, $B' \in \text{ASBMap}$, $QP' \in \text{AQPMap}$, and $\pi' \in \text{Path}$ such that $\llbracket [M'] \rrbracket_M = M''$, $\llbracket [B'] \rrbracket = B''$, $\llbracket [QP'] \rrbracket = QP''$, and $P, M_0, B_0, QP_0, \varepsilon \Rightarrow^* P', M', B', QP', \pi'$.

PROOF. The first point comes from unfolding the definitions. The other two are proved by straightforward induction on \Rightarrow^* and using Theorems D.12 and D.13. The condition $\text{wf}(M, B, QP, \pi)$ is obtained by applying Theorem D.2 when needed. \square