

A Verified High-Performance Composable Object Library for Remote Direct Memory Access

GUILLAUME AMBAL*, Imperial College London, UK

GEORGE HODGKINS*, University of Colorado, Boulder, USA

MARK MADLER, University of Colorado, Boulder, USA

GREGORY CHOCKLER, University of Surrey, UK

BRIJESH DONGOL, University of Surrey, UK

JOSEPH IZRAELEVITZ, University of Colorado, Boulder, USA

AZALEA RAAD, Imperial College London, UK

VIKTOR VAFEIADIS, MPI-SWS, Germany

Remote Direct Memory Access (RDMA) is a memory technology that allows remote devices to directly write to and read from each other's memory, bypassing components such as the CPU and operating system. This enables low-latency high-throughput networking, as required for many modern data centres, HPC applications and AI/ML workloads. However, baseline RDMA comprises a highly permissive weak memory model that is difficult to use in practice and has only recently been formalised.

In this paper, we introduce the Library of Composable Objects (LOCO), a formally verified library for building multi-node objects on RDMA, filling the gap between shared memory and distributed system programming. LOCO objects are well-encapsulated and take advantage of the strong locality and the weak consistency characteristics of RDMA. They have performance comparable to custom RDMA systems (e.g. distributed maps), but with a far simpler programming model amenable to formal proofs of correctness.

To support verification, we develop a novel modular declarative verification framework, called Mowgli, that is flexible enough to model multinode objects and is independent of a memory consistency model. We instantiate Mowgli with the RDMA memory model, and use it to verify correctness of LOCO libraries.

CCS Concepts: • **Theory of computation** → **Axiomatic semantics**; **Distributed computing models**; • **Software and its engineering** → **Distributed programming languages**.

Additional Key Words and Phrases: RDMA, Distributed Computing, Declarative Semantics, Verification

ACM Reference Format:

Guillaume Ambal, George Hodgkins, Mark Madler, Gregory Chockler, Brijesh Dongol, Joseph Izraelevitz, Azalea Raad, and Viktor Vafeiadis. 2026. A Verified High-Performance Composable Object Library for Remote Direct Memory Access. *Proc. ACM Program. Lang.* 10, POPL, Article 71 (January 2026), 62 pages. <https://doi.org/10.1145/3776713>

*co-first authors.

Authors' Contact Information: Guillaume Ambal, Imperial College London, UK, g.ambal@imperial.ac.uk; George Hodgkins, University of Colorado, Boulder, USA, George.Hodgkins@colorado.edu; Mark Madler, University of Colorado, Boulder, USA, Mark.Madler@colorado.edu; Gregory Chockler, University of Surrey, UK, g.chockler@surrey.ac.uk; Brijesh Dongol, University of Surrey, UK, b.dongol@surrey.ac.uk; Joseph Izraelevitz, University of Colorado, Boulder, USA, Joseph.Izraelevitz@colorado.edu; Azalea Raad, Imperial College London, UK, azalea.raad@imperial.ac.uk; Viktor Vafeiadis, MPI-SWS, Germany, viktor@mpi-sws.org.



This work is licensed under a Creative Commons Attribution 4.0 International License.

© 2026 Copyright held by the owner/author(s).

ACM 2475-1421/2026/1-ART71

<https://doi.org/10.1145/3776713>

1 Introduction

The *remote direct memory access* (RDMA) protocol provides a load/store interface, allowing a machine to access the memory of a remote machine across a network without communicating with the remote processor. The memory accesses are performed directly by the *network interface card* (NIC), bypassing the software networking stack on both ends of the connection. As such, RDMA achieves low-latency, high-throughput communication, making it a key technology in many production-grade data centres such as those at Microsoft [Zhu et al. 2015], Google [Lu et al. 2018], Alibaba [Wang et al. 2023b], and Meta [Gangidi et al. 2024].

Despite its memory-like interface, RDMA is a hardware-accelerated networking protocol, and has traditionally been programmed as such—not as shared memory. This has resulted in a very weak memory model with out-of-order behaviours visible even in a sequential setting [Ambal et al. 2024]. Consider, for example, the following program, where all memories are zero-initialised.

```
 $\bar{z} := x;$  // RDMA put: write the value of local variable  $x$  to remote location  $z$   

 $x := 1$  // update local variable  $x$  to 1
```

Somewhat counterintuitively, this program can result in z getting the value 1, with the following execution steps: (1) the put instruction ($\bar{z} := x$) is offloaded to the NIC; (2) the CPU executes $x := 1$ updating the value of x in the local memory; and (3) the NIC executes the put instruction, fetching the *new* value of x from local memory before performing the remote write.

Since programming RDMA directly is challenging, prior work has developed custom RDMA libraries. Most existing libraries are monolithic: they encapsulate a useful distributed protocol (such as consensus [Aguilera et al. 2020] or distributed storage [Dragojević et al. 2014; Wang et al. 2022]) as a single, global entity—not one that can be reused by other RDMA libraries. Some other libraries (e.g. [Cai et al. 2018; Wang et al. 2020]) provide a simple high-level memory abstraction that hides all the complexities of a highly non-uniform, weakly consistent network memory, but also loses a lot of the performance that can be achieved by knowing the system layout [Liu and Mellor-Crummey 2014; Majo and Gross 2017; Tang et al. 2013]. Other intermediate layers, such as MPI [Message Passing Interface Forum 2023] or NCCL [NVIDIA Corporation 2020] are designed explicitly for networks and present a message passing interface that is ideal for embarrassingly parallel or task-oriented workflows, but ill-suited for irregular and data-dependent workloads, such as data stores or stateful transactional systems, for which shared-memory solutions excel [Liu et al. 2021]. Although these library implementations are impressive engineering artefacts and have often been carefully tuned to achieve very good performance, they are almost impossible to verify formally due to their lack of modularity.

In this paper, we argue for a new way for programming RDMA applications—and more generally systems with non-uniform weakly consistent memories—with *flexible* libraries that can expose the non-uniform memory aspects and that support formal verification. Key to our approach is *composability*—namely, the ability to put together smaller/simpler objects to build larger ones—and this composability is reflected both in the design and implementation of our library as well as in the formal proofs about its correctness.

LOCO. As a first contribution, we introduce the *Library of Composable Objects (LOCO)*. A LOCO object is a concurrent object as in Herlihy and Wing [1990a], exposing a collection of methods, but storing its state in a distributed fashion across all participating nodes. Familiar examples include cross-node locks, barriers, queues, and maps. LOCO objects provide encapsulation and can be composed together to build other LOCO objects. We define objects encapsulating the underlying RDMA operations and the local CPU instructions, and use them to build intermediate objects, such as ring buffers, which in turn are used to build larger objects, such as a key-value store (see Fig. 1).

The source code for LOCO is available on Github [9]. Additionally, a previous preprint version of this paper focused on the LOCO library was published on arXiv [Hodgkins et al. 2025].

For concreteness, we implement and verify LOCO objects over RDMA^{TSO} (which combines an RDMA networking fabric with Intel x86-TSO nodes), making use of an existing formalisation by Ambal et al. [2024]. RDMA^{TSO} is, however, too low-level for our purposes: it does not provide a compositional way to wait for RDMA operations to complete, making it impossible to encapsulate it as a LOCO object. For this reason, we introduce $\text{RDMA}^{\text{WAIT}}$, a thin layer of abstraction over RDMA^{TSO} , that attaches identifiers to RDMA operations and allows threads to perform a `Wait` operation to wait for all RDMA operations with a given identifier to finish executing. To attain good performance, the practical implementation of the `Wait` operation in LOCO is quite involved. Nevertheless, we prove the correctness of a simplified version over the underlying RDMA^{TSO} model.




Fig. 1. LOCO libraries with their dependencies

MOWGLI. As a second contribution, we introduce MOWGLI (MODular Weak Graph-based Libraries), a generic, modular framework for modelling and verifying weak libraries. MOWGLI is *generic* in that it makes no assumptions about the underlying memory model (e.g. RDMA or TSO) in its core theory; and it is *modular* in that it allows proof decomposition at library interfaces and reasoning about individual components without referring to the internals of other components.

We instantiate MOWGLI with $\text{RDMA}^{\text{WAIT}}$ and establish the correctness of all the LOCO libraries that do not depend on atomic read-modify-write (RMW) RDMA operations because the latter are not covered by the existing RDMA^{TSO} model. The verified libraries are highlighted in Fig. 1.

MOWGLI represents program executions as graphs, whose nodes are called *events* and represent either a simple operation like a read or a write, or a more complex operation such as a method call. Following the declarative approach of Raad et al. [2019] and Stefanescu et al. [2024], we specify each concurrent object with a set of axioms (i.e., consistency predicates) over events. As we shall see in §2.3, however, events are too coarse-grained to model the intricate synchronisation guarantees of RDMA operations.

We therefore introduce the novel notion of a *subevent*, allowing one to split complex library operations into multiple subevents, each with a different *stamp* (representing, e.g., the node affected by the subevent). Stamps are meta-categories of behaviours, shared by all libraries, and are independent from programs. Stamps are then used to induce ordering among (sub)events. Within a thread, they are used to define the *preserved program order* (ppo) [Alglave et al. 2014], which relates (sub)events executed by a thread that may not be reordered. Across threads and nodes, stamps are used to define the *synchronisation order* (so) [Dongol et al. 2018] between methods calls of the same library. Together ppo and so are used to define the happens-before relation.

Our main result supporting modular proofs in MOWGLI is a new locality result that decomposes proving correctness of a system into proofs about the correctness of its individual components. This is akin to the notion of compositionality for linearisability [Herlihy and Wing 1990a], but generalised to a partially ordered setting. In our verification of LOCO, this allows us to verify a library, then use the *specification* of the library in any program that uses the library. Moreover, we show that our locality result supports both *horizontal composition*, where a library is used within a

$x=0$	$z=0$
$\bar{z} := x$	
$\text{Poll}(2)$	
$x := 1$	

(a) $z=0$ ✓ $z=1$ ✗

$x=0$	$z=0$
$\bar{z} := x$	
$\bar{z} := x$	
$\text{Poll}(2)$	
$x := 1$	

(b) $z=0$ ✓ $z=1$ ✓

$x=0$	$z=0$
$\bar{z} := x$	
$\bar{z} := x$	
$\text{Poll}(2)$	
$\text{Poll}(2)$	
$x := 1$	

(c) $z=0$ ✓ $z=1$ ✗Fig. 2. Polling under RDMA^{TSO}

$x=0$	$z=0$
$\bar{z} :=^d x$	
$\text{Wait}(d)$	
$x := 1$	

(a) $z=0$ ✓ $z=1$ ✗

$x=0$	$z=0$
$\bar{z} :=^e x$	
$\bar{z} :=^d x$	
$\text{Wait}(d)$	
$x := 1$	

(b) $z=0$ ✓ $z=1$ ✗Fig. 3. Waiting under $\text{RDMA}^{\text{WAIT}}$

client program, and *vertical composition*, where a library is developed from other libraries via a series of abstractions.

Contributions. In summary, we make the following contributions:

- We define a new consistency model, $\text{RDMA}^{\text{WAIT}}$, that supports a `Wait` operation that allows CPUs to wait for the confirmation (by the NIC) for a *specific* group of remote operations. We verify the correctness of the $\text{RDMA}^{\text{WAIT}}$ implementation over the existing RDMA^{TSO} model.
- We develop LOCO [9], a flexible, modular object library for RDMA, and demonstrate its compositionality by using simpler objects to build more advanced objects: e.g., a barrier, a ring buffer, a linearisable key-value store, a transactional locking scheme, and a distributed DC/DC converter.
- We introduce a new modular formal framework, MOWGLI, for specifying and verifying concurrent libraries over weakly consistent memory and distributed architectures.
- We instantiate MOWGLI to verify correctness of the aforementioned LOCO libraries.
- We benchmark LOCO's barrier and ring buffer objects and show that they outperform the highly-tuned OpenMPI implementations of the same objects.

2 Overview of LOCO and MOWGLI

In this section, we provide an informal, more detailed overview of LOCO and MOWGLI. We present LOCO's base memory model, $\text{RDMA}^{\text{WAIT}}$, in §2.1, then discuss the key libraries that we consider. In §2.3, we provide an overview of our MOWGLI verification framework.

2.1 The $\text{RDMA}^{\text{WAIT}}$ Memory Model

We start by informally describing LOCO's base memory model, $\text{RDMA}^{\text{WAIT}}$, and contrast it to RDMA^{TSO} [Ambal et al. 2024] via a set of simple examples. Both models provide put operations ($\bar{x} := y$) for writing to remote memory and get operations ($y := \bar{x}$) for reading from remote memory, which are executed asynchronously. The models differ in how a thread can wait for these asynchronous operations to terminate.

In RDMA^{TSO} , waiting is achieved with the `Poll` primitive. Consider the programs in Fig. 2, which comprise two nodes, with a variable x in node 1 and a variable z in node 2. In the first program, Fig. 2a, node 1 comprises a single thread that first puts the value of x to the remote location z (located in node 2), and then polls node 2, which causes the thread to wait until the put has been executed, and finally updates x to 1. This means that the final value of z is 0, and not 1. Note that in the absence of the `Poll` operation, the final outcome $z = 1$ would be permitted since the instruction $\bar{z} := x$ could simply be offloaded to the NIC, followed by the update of x to 1. When $\bar{z} := x$ is later executed by the NIC, it will load the value 1 for x .

Synchronisation via `Poll` is however brittle, and sensitive to the number of instructions occurring before the `Poll`. For example, as shown in Fig. 2b, the final outcome $z = 1$ is once again permitted because the `Poll` only waits for the earliest unpollled operation to be executed at node 2. In particular,

although Poll does wait for the first put instruction, the second put may be offloaded to the NIC and the local write $x := 1$ executed before the second put ($\bar{z} := x$) is executed. This weak behaviour is also allowed if we replace the first operation with *any* RDMA operation, even unrelated to locations x and z . This demonstrates that RDMA^{TSO} programs are *not compositional*: we cannot reason about a property (e.g. the final value of z) by focusing only on the part of the program that seems relevant; only monolithic analysis of the full program is possible. To prevent the weak behaviour of Fig. 2b, one must add a second Poll operation as shown in Fig. 2c.

In $\text{RDMA}^{\text{WAIT}}$, synchronisation is performed with the Wait operation. RDMA operations are associated with a work identifier, e.g. d in Fig. 3a, which can be waited upon with a Wait operation. Thus, unlike Poll, which waits for the first unpolled operation, $\text{RDMA}^{\text{WAIT}}$ can wait for a specific put or get operation. This improves robustness since the Wait is independent of the number of instructions that have been executed by each thread. For example, in Fig. 3b, the Wait can target the *second* put instruction using the work identifier d and exclude the unintended outcome $z = 1$.

While Wait makes targeting a remote operation easier, it does not provide more synchronisation guarantees than the Poll operation. Waiting for a put operation ($\bar{z} := x$) only guarantees that the local value of x has been read, not that the remote location z has been modified. Thus, as shown in Fig. 4, the store buffering behaviour across nodes is possible even if we wait for every remote operation. In contrast, waiting for a get operation ($x := \bar{z}$) does guarantee it has fully completed, i.e. that z has been read and x modified. This can be exploited to prevent the store buffering behaviour. RDMA ordering rules ensure that later gets execute after previous puts towards the same remote node. Thus, waiting for a (seemingly unrelated) get operation can be used to ascertain the completion of previous remote writes.

$y=0$	$x=0$	$y, w=0$	$x, z=0$
$\bar{x} :=^d 1$	$\bar{y} :=^e 1$	$\bar{x} := 1$	$\bar{y} := 1$
Wait(d)	Wait(e)	$c :=^d \bar{z}$	$d :=^e \bar{w}$
$a := y$	$b := x$	Wait(d)	Wait(e)
$a := y$	$b := x$	$a := y$	$b := x$
$(a, b) = (0, 0) \checkmark$		$(a, b) = (0, 0) \times$	

Fig. 4. Preventing RDMA store buffering

We present the formal definitions of $\text{RDMA}^{\text{WAIT}}$ in §3.3 using a declarative style. Although, like RDMA^{TSO} , it is also possible to derive an equivalent operational model, we elide these details since the proof technique that we use (see §2.3) directly uses the declarative semantics.

Note that the actual implementation of Wait in LOCO is non-trivial, relying on a highly optimised code path to track outstanding operations and match them to an associated Wait. This extension to the RDMA interface is described within Section 2.2, with a more complete treatment in Appendix C.

2.2 LOCO Libraries

LOCO provides a set of commonly used distributed objects, which we call *channels*, built on top of $\text{RDMA}^{\text{WAIT}}$. Channels are *named* and *composable*. To communicate over a channel, each participating node constructs a local channel object, or *channel endpoint*, with the same name. Each channel endpoint allocates zero or more named local regions of network memory when constructed, and delivers the metadata necessary to access these local memory regions to the other endpoints during the setup process.

Channels make it easy to develop RDMA applications and prove their correctness, for minimal performance loss. A LOCO application will usually consist of many channels (objects) of many different channel types (classes). In addition, each channel can itself instantiate member sub-channels. For instance, a key-value store might include several mutexes as sub-channels to synchronise access to its contents.

Shared Variable Library (sv, §3.4). One of the most basic components of LOCO is the *shared variable* library. Each shared variable is replicated across all (participating) nodes in the network and supports Write_{sv} and Read_{sv} operations, which only access the *local* copy of the variable. Any updates to the variable may be pushed to the other replicas by the modifying node with a Bcast_{sv} operation.¹ We provide examples in §2.3, Fig. 9.

$y = 0$	$x = 0$
$\bar{x} := 1$	$\bar{y} := 1$
$\text{GF}_{\text{sv}}(2)$	$\text{GF}_{\text{sv}}(1)$
$a := y$	$b := x$
$(a, b) = (0, 0)$ ✗	

Fig. 5. Using GF_{sv}

The shared variable library also provides a mechanism for synchronising different nodes using a *global fence* (GF_{sv}) operation. GF_{sv} takes the node(s) on which the fence should be performed as a parameter and causes the executing thread to wait until all prior operations executed by the thread towards the given nodes have fully completed. This is stronger than using the Wait primitive, as the global fence also ensures the remote write parts have completed. An example program using a GF_{sv} is the store buffering setting given in Fig. 5, which disallows the final outcome $(a, b) = (0, 0)$, but allows all other combinations for a and b with values from $\{0, 1\}$. As can be guessed from the similarity with Fig. 4, this global fence can be implemented by submitting get operations and waiting for them.

Barrier Library (BAL, §4). A commonly used object in distributed systems is a barrier, which provides a stronger synchronisation guarantee than global fences. All threads synchronising on a barrier must finish their operations before execution continues. For example, consider the program in Fig. 6, which only allows the final outcome $(a, b) = (1, 1)$ and forbids all other outcomes. Here, nodes 1 and 2 synchronise on the barrier z , and hence nodes 1 and 2 both wait until both writes to x and y have completed.

$y = 0$	$x = 0$
$\bar{x} := 1$	$\bar{y} := 1$
$\text{BAR}_{\text{BAL}}(z)$	$\text{BAR}_{\text{BAL}}(z)$
$a := y$	$b := x$
$(a, b) = (1, 1)$ ✓	

Fig. 6. Using BAR_{BAL}

Ring Buffer Library (RBL, §5). Similarly useful is a ring buffer, which allows one to develop producer-consumer systems. LOCO's ring buffer supports a one-to-many broadcast, and is the most sophisticated of the libraries that we consider.

Mixed-Size Writes (msw, §G.6.1). The final library we consider is the mixed-size write library, which allows safe transmission of data spanning multiple words. Here, due to the asynchrony between the CPU and the NIC, it is possible for corrupted data to be transmitted that does not correspond to any write performed by the CPU. There are multiple solutions to this problem; we consider a simple solution that transmits a hash alongside the data.

LOCO API Example. As an example of the LOCO C++ API, Fig. 7 shows our implementation of a barrier object, based on Gupta et al. [2002]. The class uses an array (arr) of shared variables as a sub-object [Jha et al. 2019, 2017], demonstrating composition. As with a traditional shared memory barrier, it is used to synchronise all participants at a certain point in execution. For each use of the

```

1 class barrier : public loco::channel {
2   unsigned count;
3   loco::var_array<unsigned> arr;
4   public:
5   void waiting() {
6     // complete outstanding RDMA ops
7     loco::global_fence();
8     count++; // increment our counter
9     arr[loco::my_node()].store(count);
10    arr[loco::my_node()].push_broadcast
11    (); //and push
12    bool waiting = true;
13    while(waiting){ // wait for others
14      waiting = false; // to match
15      for (auto& i : arr) {
16        if (i.load() < count){
17          waiting = true;
18          break;}
19    } } } };
```

Fig. 7. Complete C++ code for the LOCO barrier

¹It is also possible for replicas to pull the new value from a source node when a shared variable is modified, but we do not model this aspect because it is not used in the libraries we consider. Moreover, LOCO also defines a stronger form of a shared variable called an *owned variable*, which provides a mechanism for defining a variable's owner that provides a single authoritative version of the variable (describing its true value), defining a single-writer multi-reader register.

barrier, participants increment their local count variable, then broadcast the new value to others using their index in the array. They then wait locally, leaving the barrier only when all participants have a count in the array not less than their own. This code is a near-complete implementation of a single-threaded barrier in LOCO, missing only a boilerplate constructor.

Implementing $\text{RDMA}^{\text{WAIT}}$. In general, RDMA operations are assigned a unique ID at initialisation. Subsequent queries to a corresponding *completion queue* (i.e. via the `Poll` operation) indicate the oldest ID that has been received at the remote node and acknowledged. As mentioned in Section 2.1, this default system results in non-local effects.

In contrast, LOCO's backend allows for a practical implementation of $\text{RDMA}^{\text{WAIT}}$ with a high-performance and composable system for tracking RDMA operations. LOCO uses a dedicated *polling thread* to query the completion queue and notify the application of tracked RDMA operations. If the application wishes to monitor the progress of a single RDMA operation (or a set of them, e.g. for a broadcast to all remote nodes), it creates a special `ack_key` object with the associated operation IDs. In $\text{RDMA}^{\text{WAIT}}$, `ack_key` objects are abstracted by work identifiers (see §2.1). When all associated IDs have been dequeued by the polling thread, the `ack_key` object is marked completed. The `ack_key` object exports methods to check its status, i.e. the `Wait` operation simply looks for a completed status. Communication between the application and the polling thread for outstanding operation IDs is managed via a single-writer, multiple-reader lock-free queue [Morrison and Afek 2013]. A full description of this system can be found in Appendix C.

Additional LOCO Libraries. In addition to the proven libraries that are the focus of this paper, LOCO [Hodgkins et al. 2025] contains a number of additional objects that rely on an RDMA read-modify-write primitive currently missing from the formalisation provided in RDMA^{TSO} . These include an atomic variable library for accessing these operations, a set of locks (both ticket and test-and-set with optional local flat-combining [Hendler et al. 2010]), and a shared FiFo queue porting the cyclic ring queue [Morrison and Afek 2013]. We intend to fully prove the correctness of these libraries in future work.

LOCO-Based Applications. As mentioned earlier, LOCO enables one to quickly build distributed applications. We demonstrate this by using LOCO to construct a linearisable key-value store (§6.2), a transactional locking scheme (§B.1), and a distributed DC/DC converter (§B.2). Additional obvious targets for LOCO include distributed shared memories [Kaxiras et al. 2015; Keleher et al. 1994], distributed communication collectives [Graham et al. 2006], and other HPC communication library backends (e.g. global arrays [Nieplocha et al. 1994; Zheng et al. 2014]).

2.3 Towards a Modular Verification Framework for LOCO

To support reasoning about LOCO libraries, we develop a modular verification framework for $\text{RDMA}^{\text{WAIT}}$ programs. Our point of departure is the Yacovet framework [Raad et al. 2019; Stefanescu et al. 2024] that was used to reason about weak shared memory *within* a single node. Yacovet, however, is not expressive enough to model $\text{RDMA}^{\text{WAIT}}$ programs, and so we need to develop a framework that can take into account both sources of weak consistency: shared-memory concurrency (TSO) and distribution (RDMA). This poses three main challenges.

Lack of Causality. $\text{RDMA}^{\text{WAIT}}$ assumes the TSO memory model [Alglave et al. 2014; Owens et al. 2009] for each CPU within each node. This means that well-known effects such as store buffering (see Fig. 8a) are possible, where both reads in the two threads read from the initial state. Despite this weakness, TSO guarantees causal consistency, i.e. message passing (see Fig. 8b), where the right thread reading the new value 1 for y guarantees that it also reads 1 for x . Formally, this is due to a relation known as *preserved program order* (ppo) between the read of w , the write of this value to x ,



Fig. 8. TSO effects of $\text{RDMA}^{\text{WAIT}}$ 

Fig. 9. Broadcast synchronisation

and the write to y . However, under $\text{RDMA}^{\text{WAIT}}$, when interacting with the NIC, causal consistency is no longer guaranteed (see Fig. 8c). This leads to our first modelling challenge: $\text{RDMA}^{\text{WAIT}}$ has a much weaker **ppo** relation than TSO [Alglave et al. 2014]. Here, compositionality is critical to ensure proofs for scalability; we offer this through our locality result (Theorem 3.14).

Fine-Grained Synchronisation. A second challenge in specifying RDMA libraries is that the *same* method call may interact with different library methods in different ways. To make this problem concrete, consider a version of message passing in Fig. 9a, where node 1 updates the remote variable z (located in node 2), and then broadcasts a new value of a shared variable x to signal that the remote value has changed. In Fig. 9a, when node 2 sees the new value of x , it means that the (earlier) write to z must have also taken effect. To represent this, we require that $\bar{z} := 1$ happens before $\text{Bcast}_{\text{sv}}(x)$ and that $\text{Bcast}_{\text{sv}}(x)$ happens before $a :=_{\text{sv}} x$. These orders *must* be part of the declarative semantics, in some shape or form, to disallow the behaviour $(a, b) = (1, 0)$.

However, naively specifying broadcast in this way is problematic. Consider the example in Fig. 9b, where node 1 behaves as before, but the “signal variable” x is picked up by node 3 and a new signal using y is broadcast by node 3. This time, when node 2 receives the signal on y (i.e. $a = 1$), there is actually no guarantee that the write on z has completed. The outcome $(a, b) = (1, 0)$ is allowed, as communication between each pair of nodes is independent. Thus we *must not* have a happens-before dependency between the write to z (from node 1) and the read on z .

For an even more precarious example, consider Fig. 9c, which is a possible behaviour of LOCO’s broadcast library. The final outcome $(a, b, c) = (1, 2, 1)$ is only possible if node 1 broadcasts $x = 1$ to node 2, and $x = 2$ to node 3 with a single broadcast. The broadcast is allowed to pick up the later value 2 since the CPU might run the command $x :=_{\text{sv}} 2$ before the NIC reads the value of x . As mentioned above, reading the result of a broadcast *must* create happens-before order so that we can preclude behaviours like in Fig. 9a. In this example, we thus need a sequence of dependencies: $x :=_{\text{sv}} 1 \rightarrow \text{Bcast}_{\text{sv}}(x) \rightarrow c :=_{\text{sv}} x \rightarrow y :=_{\text{sv}} c \rightarrow \text{Bcast}_{\text{sv}}(y) \rightarrow a :=_{\text{sv}} y \rightarrow x :=_{\text{sv}} 2 \rightarrow \text{Bcast}_{\text{sv}}(x) \rightarrow b :=_{\text{sv}} x$. This sequence seemingly contains a dependency cycle from $\text{Bcast}_{\text{sv}}(x)$ to itself, and thus any reasonable system of dependencies on events would not allow this valid behaviour.

We fix this apparent cycle by splitting the broadcast event into its four basic components called subevents: (1) reading x to send to node 2 (stamp aNL_2); (2) writing x on node 2 (stamp aNR_2); (3) reading x to send to node 3 (stamp aNL_3); (4) writing x on node 3 (stamp aNR_3). With this we can create a more fine-grain sequence of dependencies: $x :=_{\text{sv}} 1 \rightarrow \langle \text{Bcast}_{\text{sv}}(x), \text{aNL}_2 \rangle \rightarrow \langle \text{Bcast}_{\text{sv}}(x), \text{aNR}_2 \rangle \rightarrow c :=_{\text{sv}} x \rightarrow \dots \rightarrow x :=_{\text{sv}} 2 \rightarrow \langle \text{Bcast}_{\text{sv}}(x), \text{aNL}_3 \rangle \rightarrow \langle \text{Bcast}_{\text{sv}}(x), \text{aNR}_3 \rangle \rightarrow b :=_{\text{sv}} x$. For each remote node the broadcast reads before writing, and we have a dependency between writing on node 2 and reading for node 3, but this does not create a dependency cycle at the level of the subevents and we can authorise the behaviour of Fig. 9c.

Stamps are shared by all libraries and also allow us to precisely define **ppo**, i.e. which pairs of effects are required to execute in order, even across libraries. For instance in example Fig. 9a we have a dependency $\langle \bar{z} := 1, \text{aNR}_2 \rangle \xrightarrow{\text{ppo}} \langle \text{Bcast}_{\text{sv}}(x), \text{aNR}_2 \rangle$ guaranteeing that the contents of z and x on node 2 are modified in order. However, note that this is more subtle than a dependency between events as the location x might still be read by the broadcast *before* the content of z is modified, i.e. $\langle \text{Bcast}_{\text{sv}}(x), \text{aNL}_2 \rangle \rightarrow \langle \bar{z} := 1, \text{aNR}_2 \rangle \rightarrow \langle \text{Bcast}_{\text{sv}}(x), \text{aNR}_2 \rangle$, as is allowed by the semantics of RDMA.

Modularity. A final challenge in developing MOWGLI is to support modularity through both horizontal composition (the use of libraries in a client program) and vertical composition (the development of libraries using other libraries as a subcomponent). MOWGLI presents a generic framework that is independent of a memory model to support such proofs through a locality theorem. It allows the simultaneous use of multiple libraries within a single program, and defines a semantics when the specification of a library is used in place of an implementation. Finally, it provides local methods for proving that a library implementation satisfies its specification.

3 The MOWGLI Framework and the Shared Variable Library

In this section we define MOWGLI’s meta-language and general theory for modelling weak memory libraries, as well as its notion of compositionality that enables modular proofs. We note that our language and theory is generic and could be applied to other memory models. We present the syntax and semantics of MOWGLI in §3.1 and model for formalising libraries in §3.2. Throughout the section, we use the shared variable library (sv) as a running example and define its consistency in §3.4. Then we present library abstraction in §3.5 and our main locality result in §3.6.

3.1 Syntax and Semantics

In this section, we present the syntax and semantics of our basic programming language. Our language is inspired by Cminor [Appel and Blazy 2007] and Yacovet [Stefanescu et al. 2024].

Programs. We assume a type Val of values, a type $\text{Loc} \subseteq \text{Val}$ of locations², and a type Method of methods. The syntax of sequential programs is given by the following grammar:

$$\begin{aligned} v, v_i &\in \text{Val} & m &\in \text{Method} & f &\in \text{Val} \rightarrow \text{SeqProg} & k &\in \mathbb{N}^+ \\ \text{SeqProg} &\ni p ::= v \mid m(v_1, \dots, v_k) \mid \text{let } p \text{ f} \mid \text{loop } p \mid \text{break}_k v \end{aligned}$$

A method call is parameterised by a sequence of input values. In later sections, we will instantiate m to basic operations such as read and write, as well as operations corresponding to method calls of a high-level library.

For a function f mapping values to sequential programs, the syntax $\text{let } p \text{ f}$ denotes the execution of p with an output that is then used as an input for f . This constructor is a generalisation of

²In MOWGLI, every argument of a method call is a value. Thus identifiers (x, y, \dots) are called “locations” by the libraries but are seen as values by the meta-language.

the more standard let-in syntax, and for a program p_2 with a free meta-variable x we can define $\text{let } x = p_1 \text{ in } p_2$ as $\text{let } p_1 (\lambda v. p_2[x := v])$. We can also model sequential composition, i.e. $p_1; p_2$, as syntactic sugar for $\text{let } p_1 (\lambda_. p_2)$ using a constant function that discards its input. The syntax $\text{let } p \text{ f}$ also allows programs to perform branching and pattern-matching, via a function mapping different kinds of values to different continuations. In particular, $\text{if } v \text{ then } p_1 \text{ else } p_2$ can be taken as syntactic sugar for $\text{let } v \{ \text{true} \mapsto p_1, \text{false} \mapsto p_2 \}$.

Finally, our syntax includes $\text{loop } p$ that infinitely executes the program p , as well as the $\text{break}_k v$ construct which exits k levels of nested loops and returns v . While uncommon, these constructs can be used to define usual while and for loops.

We assume top-level concurrency. We assume a fixed number T of threads and let $\text{Tid} \triangleq \{1, 2, \dots, T\}$ be the set of all threads. A concurrent program is thus given by a tuple $\tilde{p} = \langle p_1, \dots, p_T \rangle$, where each thread t corresponds to a program $p_t \in \text{SeqProg}$. Note that we allow libraries to discriminate threads, and so the position of a program in \tilde{p} matters, e.g. the program $\langle p_1, \dots, p_T \rangle$ is *not* equivalent to $\langle p_T, \dots, p_1 \rangle$. For instance, a pair of RDMA threads have different interactions depending on whether they run on the same node or not.

Example 3.1 (Shared Variables). For our RDMA libraries, we assume a set of nodes, Node , of fixed size. Each thread t is associated to a node $n(t)$. The sv library uses the following methods:

$$m(\bar{v}) ::= \text{Write}_{\text{sv}}(x, v) \mid \text{Read}_{\text{sv}}(x) \mid \text{Bcast}_{\text{sv}}(x, d, \{n_1, \dots, n_k\}) \mid \text{Wait}_{\text{sv}}(d) \mid \text{GF}_{\text{sv}}(\{n_1, \dots, n_k\})$$

$\text{Write}_{\text{sv}}(x, v)$ writes a new value v to the location x of the current node. $\text{Read}_{\text{sv}}(x)$ reads the location x of the current node and returns its value. $\text{Bcast}_{\text{sv}}(x, d, \{n_1, \dots, n_k\})$ broadcasts the local value of x and overwrites the values of the copies of x on the nodes $\{n_1, \dots, n_k\}$, which might include the local node. $\text{Wait}_{\text{sv}}(d)$ waits for previous broadcasts of the thread marked with the same work identifier $d \in \text{Wid}$. As mentioned in the overview, this operation only guarantees that the local values of the broadcasts have been read, but not that remote copies have been modified. Finally, the global fence operation $\text{GF}_{\text{sv}}(\{n_1, \dots, n_k\})$ ensures every previous operation of the thread towards one of the nodes in the argument is fully finished, including the writing part of broadcasts.

Plain Executions. The semantics of a program is given by an execution, which is a graph over events. Each event has a label taken from the set $\text{Lab} \triangleq \text{Method} \times \text{Val}^* \times \text{Val}$, i.e. a triple comprising the method, the input values, and the output value. Labels are used to define events, which are elements of the set $\text{Event} \triangleq \text{Tid} \times \text{EventId} \times \text{Lab}$, where $\text{EventId} \triangleq \mathbb{N}$. For each event $\langle t, \iota, l \rangle \in \text{Event}$, we have that $t \in \text{Tid}$ is the thread that executes the label $l \in \text{Lab}$, and ι is a unique identifier for the event. For an event $e = \langle t, \iota, l \rangle$, we note $\text{t}(e) \triangleq t$.

Definition 3.2. We say that $\langle E, \text{po} \rangle$ is a *plain execution* iff $E \subseteq \text{Event}$, $\text{po} \subseteq E \times E$, and $\text{po} = \bigcup_{t \in \text{Tid}} \text{po}|_t$ where every $\text{po}|_t$ (i.e. po restricted to the events of thread t) is a total order.

Here, po represents *program order* i.e. $\langle e_1, e_2 \rangle \in \text{po}$ iff e_1 is executed before e_2 by the same thread.

We write $\emptyset_G \triangleq \langle \emptyset, \emptyset \rangle$ for the empty execution and $\{e\}_G \triangleq \langle \{e\}, \emptyset \rangle$ for the execution with a single event e . Given two executions, $G_1 = \langle E_1, \text{po}_1 \rangle$ and $G_2 = \langle E_2, \text{po}_2 \rangle$, with disjoint sets of events (i.e. $E_1 \cap E_2 = \emptyset$), we define their sequential composition, $G_1; G_2$, by ordering all events of G_1 before those of G_2 . Similarly, we define their parallel composition, $G_1 \parallel G_2$, by taking the union of G_1 and G_2 . That is,

$$G_1; G_2 \triangleq \langle E_1 \cup E_2, \text{po}_1 \cup \text{po}_2 \cup (E_1 \times E_2) \rangle \quad G_1 \parallel G_2 \triangleq \langle E_1 \cup E_2, \text{po}_1 \cup \text{po}_2 \rangle$$

The plain semantics of a program p executed by a thread t is given by $\llbracket p \rrbracket_t$, which is a set of pairs of the form $\langle r, G \rangle$, where r is the output and G is a plain execution. This set represents all conceivable unfoldings of the program into method calls, even those that will be rejected by the semantics of

the corresponding libraries. Each output is a pair $\langle v, k \rangle$, where v is a value and k a break number, indicating the program terminates by requesting to exit k nested loops and returning the value v .

$$\begin{aligned}
\llbracket v \rrbracket_t &\triangleq \{ \langle \langle v, 0 \rangle, \emptyset_G \rangle \} & \llbracket \text{break}_k v \rrbracket_t &\triangleq \{ \langle \langle v, k \rangle, \emptyset_G \rangle \} \\
\llbracket m(\widetilde{v}) \rrbracket_t &\triangleq \{ \langle \langle v', 0 \rangle, \{ \langle t, \iota, \langle m, \widetilde{v}, v' \rangle \} \rangle_G \mid v' \in \text{Val} \wedge \iota \in \text{EventId} \} \\
\llbracket \text{let } p \text{ f} \rrbracket_t &\triangleq \{ \langle \langle r, G_1; G_2 \rangle \mid \langle \langle v, 0 \rangle, G_1 \rangle \in \llbracket p \rrbracket_t \wedge \langle \langle r, G_2 \rangle \in \llbracket f v \rrbracket_t \} \\
&\quad \cup \{ \langle \langle v, k \rangle, G_1 \rangle \mid \langle \langle v, k \rangle, G_1 \rangle \in \llbracket p \rrbracket_t \wedge k \neq 0 \} \\
\llbracket \text{loop } p \rrbracket_t &\triangleq \bigcup_{j \in \mathbb{N}} \{ \langle \langle v, k \rangle, G_0; \dots; G_j \rangle \mid (\forall 0 \leq i < j. \langle \langle _, 0 \rangle, G_i \rangle \in \llbracket p \rrbracket_t) \wedge \langle \langle v, k+1 \rangle, G_j \rangle \in \llbracket p \rrbracket_t \}
\end{aligned}$$

The execution of a value v simply returns $\langle v, 0 \rangle$ with an empty graph. Similarly, the execution of $\text{break}_k v$ returns $\langle v, k \rangle$ with a non-zero break number and an empty graph.

The plain semantics of $\llbracket m(\widetilde{v}) \rrbracket_t$ considers every value v' as a possible output of the method call. For each, we can create a graph G with a single event $\langle t, _, \langle m, \widetilde{v}, v' \rangle \rangle$, and the corresponding output for the program is then $\langle v', 0 \rangle$ with a break number of 0.

The execution of $\text{let } p \text{ f}$ has two kinds of plain semantics. Either the execution of p requests a break, i.e. $\langle \langle v, k \rangle, G_1 \rangle \in \llbracket p \rrbracket_t$ with $k \neq 0$, in which case $\text{let } p \text{ f}$ breaks as well with the same output. Or p terminates with a break number of zero, and the output value v of p is given to f . In this second case, the plain execution of $\text{let } p \text{ f}$ is the sequential composition of the plain executions for p and $(f v)$, and its output value is the one of $(f v)$.

Finally, the execution of $\text{loop } p$ can be unfolded and corresponds to the execution of p any number $j+1$ of times. The first j times, p returns without requesting a break and its output value is ignored. The $(j+1)^{\text{th}}$ execution of p returns a value v and break number $k+1$, and $\text{loop } p$ propagates $\langle v, k \rangle$ with a decremented break number. The plain execution of the loop is then the sequential composition of the plain executions of the $j+1$ iterations of p .

We lift the plain semantics to the level of concurrent programs and define

$$\llbracket \widetilde{p} \rrbracket \triangleq \{ \langle \langle v_1, \dots, v_T \rangle, \parallel_{t \in \text{Tid}} G_t \rangle \mid \forall t \in \text{Tid}. \langle \langle v_t, 0 \rangle, G_t \rangle \in \llbracket p_t \rrbracket_t \}$$

Concurrent programs only properly terminate if each thread terminates with a break number of 0. In which case, the output of the concurrent program is the parallel composition of the values and plain executions of the different threads.

Executions. We generate executions from plain executions by (1) extending the model with subevents, then (2) introducing additional relations describing synchronisation and happens-before order. We will later define consistency conditions for executions in the context of libraries.

We assume a fixed set of stamps, $\text{Stamp} = \{a_1, \dots\}$, and a relation $\text{to} \subseteq \text{Stamp} \times \text{Stamp}$. We will use stamps to define subevents and to to define preserved program order over subevents within an execution.

Definition 3.3. We say that $\langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ is an *execution* iff each of the following holds:

- $\langle E, \text{po} \rangle$ is a plain execution.
- $\text{stmp} : E \rightarrow \mathcal{P}(\text{Stamp})$ is a function that associates each event with a non-empty set of stamps and induces a set of *subevents*, $\text{SEvent} \triangleq \{ \langle e, a \rangle \mid e \in E \wedge a \in \text{stmp}(e) \}$.
- $\text{so} \subseteq \text{SEvent} \times \text{SEvent}$ and $\text{hb} \subseteq \text{SEvent} \times \text{SEvent}$ are relations on SEvent defining *synchronisation order* and *happens-before order*, respectively.

To define consistency, we must ultimately relate po , so , and hb . However, in many weak memory models such as RDMA, including all of po into hb is too restrictive. We therefore make use of a

			Second Stamp										
			single					families					
			1	2	3	4	5	6	7	8	9	10	11
First Stamp	single	to	aCR	aCW	aCAS	aMF	aWT	aNLR _n	aNRW _n	aNRR _n	aNLW _n	aRF _n	aGF _n
		A	aCR	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		B	aCW	✗	✓	✓	✓	✓	✓	✓	✓	✓	✓
		C	aCAS	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		D	aMF	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		E	aWT	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	families	F	aNLR _n	✗	✗	✗	✗	SN	SN	SN	SN	SN	SN
		G	aNRW _n	✗	✗	✗	✗	✗	SN	SN	SN	✗	SN
		H	aNRR _n	✗	✗	✗	✗	✗	✗	✗	SN	SN	SN
		I	aNLW _n	✗	✗	✗	✗	✗	✗	✗	SN	✗	SN
		J	aRF _n	✗	✗	✗	✗	✗	SN	SN	SN	SN	SN
		K	aGF _n	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

Fig. 10. Stamp order **to** for the RDMA libraries. Lines indicate the earlier stamp, columns the later. A cell marked ✓ indicates that the stamps are ordered, and that the po ordering of subevents with these stamps is preserved. A cell marked ✗ indicates that the stamps are not ordered, and that such subevents can execute out of order. Finally, SN indicates the stamps are ordered iff they have the same node index.

weaker relation called *preserved program order*, $\text{ppo} \subseteq \text{SEvent} \times \text{SEvent}$, which we derive from po and **to** as follows:

$$\text{ppo} \triangleq \{ \langle \langle e_1, a_1 \rangle, \langle e_2, a_2 \rangle \rangle \mid \langle e_1, e_2 \rangle \in \text{po} \wedge a_1 \in \text{stmp}(e_1) \wedge a_2 \in \text{stmp}(e_2) \wedge \langle a_1, a_2 \rangle \in \text{to} \}$$

For our RDMA libraries, we define 11 kinds of stamps. We have aCR representing a CPU read; aCW representing a CPU write; aCAS for an atomic read-modify-write operation; aMF for a TSO memory fence; aWT for a wait t operation; aNLR_n for a NIC local read; aNRW_n for a NIC remote write; aNRR_n for a NIC remote read; aNLW_n for a NIC local write; aRF_n for a NIC remote fence; and aGF_n for a global fence operation. The last 6 are families of stamps, as we create a different copy for each node $n \in \text{Node}$.

The stamp order **to** we use is defined in Fig. 10. We note ✓ when two stamps are ordered, ✗ when they are not ordered, and SN when they are ordered iff they have the same index node. For instance, the ✗ in cell B1 indicates that when a CPU write is in program order before a CPU read, there is no ordering guarantee between the two operations, as we assume the CPUs follow the TSO memory model, and the read might execute first.

Example 3.4 (ppo for Shared Variables). For the sv library, we use the stamping function stmp_{sv} :

$$\text{stmp}_{\text{sv}}(\langle _, _, \langle \text{Write}_{\text{sv}}, _, _ \rangle \rangle) = \{\text{aCW}\}$$

$$\text{stmp}_{\text{sv}}(\langle _, _, \langle \text{Read}_{\text{sv}}, _, _ \rangle \rangle) = \{\text{aCR}\}$$

$$\text{stmp}_{\text{sv}}(\langle _, _, \langle \text{Wait}_{\text{sv}}, _, _ \rangle \rangle) = \{\text{aWT}\}$$

$$\text{stmp}_{\text{sv}}(\langle _, _, \langle \text{GF}_{\text{sv}}, (\{n_1, \dots, n_k\}), _ \rangle \rangle) = \{\text{aGF}_{n_1}, \dots, \text{aGF}_{n_k}\}$$

$$\text{stmp}_{\text{sv}}(\langle _, _, \langle \text{Bcast}_{\text{sv}}, (_, _, \{n_1, \dots, n_k\}), _ \rangle \rangle) = \{\text{aNLR}_{n_1}, \text{aNRW}_{n_1}, \dots, \text{aNLR}_{n_k}, \text{aNRW}_{n_k}\}$$

Broadcasts are associated with a NIC local read and NIC remote write stamp for each remote node they are broadcasting towards. Similarly, global fence operations are associated with a global fence stamp for each node.

With this, the stamp order is enough to enforce the behaviour of the global fence. If we have a program $\text{Bcast}_{\text{sv}}(x, d, \{\dots, n, \dots\})$; $\text{GF}_{\text{sv}}(\{\dots, n, \dots\})$, the plain execution has two events e_{BR} and e_{GF} , and the definitions of stmp_{sv} and **to** (cell G11 in Fig. 10) imply $\langle e_{\text{BR}}, \text{aNRW}_n \rangle \xrightarrow{\text{ppo}} \langle e_{\text{GF}}, \text{aGF}_n \rangle$.

3.2 Libraries

In this section, we describe how libraries and library consistency are modelled in our framework.

Definition 3.5. We say that a triple $\langle M, \text{loc}, C \rangle$ is a *library* iff each of the following holds.

- (1) $M \subseteq \text{Method}$ is a set of *methods*.
- (2) $\text{loc} : \text{Event}|_M \rightarrow \mathcal{P}(\text{Loc})$ is a function associating each method call to a set of locations accessed by the method call.
- (3) C is a *consistency predicate* over executions, respecting the following two properties.
 - **Monotonicity:** If $\langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle \in C$ (i.e. is consistent), and $(\text{ppo} \cup \text{so})^+ \subseteq \text{hb}' \subseteq \text{hb}$, then $\langle E, \text{po}, \text{stmp}, \text{so}, \text{hb}' \rangle \in C$.
 - **Decomposability:** If $\langle (E_1 \uplus E_2), \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle \in C$ and $\text{loc}(E_1) \cap \text{loc}(E_2) = \emptyset$, then $\langle E_1, \text{po}|_{E_1}, \text{stmp}|_{E_1}, \text{so}|_{E_1}, \text{hb}|_{E_1} \rangle \in C$.

Usually, including for all of the examples considered in this paper, the locations accessed by a method call are a subset of its arguments. E.g., we say that $\text{Write}(x, v)$ only accesses x . Monotonicity states that removing constraints cannot disallow a behaviour; this is trivially respected by all reasonable libraries. Decomposability states that method calls manipulating different locations can be considered independently. Crucially, this means combining independent programs *cannot* create additional behaviours; a prerequisite for modular verification. This holds for almost all libraries, and usually only breaks when programs have access to meta-information (e.g. the number of instructions of the whole program).

However, decomposability does *not* hold for RDMA^{TSO} . As show in Fig. 2, the program $\bar{z} := x; \text{Poll}(2); x := 1$ does not allow the outcome $z = 1$, while a combined program $p; \bar{z} := x; \text{Poll}(2); x := 1$ might, even when p seems independent (i.e. does not use locations z and x). This composition problem fundamentally prevents modular verification of RDMA^{TSO} programs. It is the reason we develop the alternative semantics of $\text{RDMA}^{\text{WAIT}}$, while ensuring the two semantics are as close as possible.

Notation. For a library L , we have $\text{Event}|_{L.M} = \{ \langle _, _, \langle m, _ \rangle \rangle \in \text{Event} \mid m \in L.M \}$. We use $\text{Event}|_L$ to refer to $\text{Event}|_{L.M}$. Moreover, $\text{loc}(e)$ is used to denote $L.\text{loc}(e)$, where L is the library containing e (i.e. $e \in \text{Event}|_L$) and for $E \subseteq \text{Event}$, we define $\text{loc}(E) \triangleq \bigcup_{e \in E} \text{loc}(e)$. From this, we can also define the locations $\text{loc}(\tilde{p})$ of a program \tilde{p} as $\text{loc}(\tilde{p}) \triangleq \bigcup_{\langle _, _, \langle E, _ \rangle \rangle \in [\tilde{p}]} \text{loc}(E)$.

Given a relation r and a set A , we write r^+ for the transitive closure of r ; r^* for its reflexive transitive closure; r^{-1} for the inverse of r ; $r|_A$ for $r \cap (A \times A)$; and $[A]$ for the identity relation on A , i.e. $\{ \langle a, a \rangle \mid a \in A \}$. We write $r_1; r_2$ for the relational composition of r_1 and r_2 : $\{ \langle a, b \rangle \mid \exists c. \langle a, c \rangle \in r_1 \wedge \langle c, b \rangle \in r_2 \}$.

Consistent Execution. Two libraries are *compatible* if their sets of methods are disjoint. We use Λ to denote a set of pairwise compatible libraries.

Definition 3.6. Let Λ be a set of pairwise compatible libraries. An execution $\langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ is Λ -*consistent* iff each of the following holds.

- $(\text{ppo} \cup \text{so})^+ \subseteq \text{hb}$ and hb is a strict partial order (i.e. both irreflexive and transitive).
- $E = \bigcup_{L \in \Lambda} E|_L$ and $\text{so} = \bigcup_{L \in \Lambda} \text{so}|_L$.
- For all $L \in \Lambda$, we have $\langle E|_L, \text{po}|_L, \text{stmp}|_L, \text{so}|_L, \text{hb}|_L \rangle \in L.C$.

Although the definition of Λ -consistency allows hb relations that are bigger than $(\text{ppo} \cup \text{so})^+$, we usually have $\text{hb} = (\text{ppo} \cup \text{so})^+$ for the program executions we are interested in.

Given a concurrent program \tilde{p} using libraries Λ , we note $\text{outcome}_\Lambda(\tilde{p})$ the set of all output values of its Λ -consistent executions.

$$\text{outcome}_\Lambda(\tilde{p}) \triangleq \{\tilde{v} \mid \exists \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle \Lambda\text{-consistent. } \langle \tilde{v}, \langle E, \text{po} \rangle \rangle \in \llbracket \tilde{p} \rrbracket\}$$

3.3 The RDMA^{wait} Library

RDMA^{wait} is used as the lowest library of our tower of abstraction (Fig. 1). As mentioned in §3.4, it is the implementation target for the shared variable library (sv). It is an adaptation of RDMA^{ts} where the poll instruction is replaced by a more intuitive wait operation.

The RDMA^{wait} library uses the following 8 methods.

$$\begin{aligned} m(\tilde{v}) ::= & \text{Write}(x, v) \mid \text{Read}(x) \mid \text{CAS}(x, v_1, v_2) \mid \text{Mfence}() \\ & \mid \text{Get}(x, y, d) \mid \text{Put}(x, y, d) \mid \text{Wait}(d) \mid \text{Rfence}(n) \end{aligned}$$

The first line covers usual TSO operations: $\text{Write}(x, v)$ is a CPU write; $\text{Read}(x)$ is a CPU read; $\text{CAS}(x, v_1, v_2)$ is an atomic compare-and-swap operation that overwrites x to v_2 iff x contained v_1 , and returns the old value of x ; and $\text{Mfence}()$ is a TSO memory fence flushing the store buffer.

The second line covers RDMA-specific operations: $\text{Get}(x, y, d)$ (noted $x :=^d \bar{y}$ in our examples) is a get³ operation with work identifier d performing a NIC remote read on y and a NIC local write on x ; similarly $\text{Put}(x, y, d)$ (noted $\bar{x} :=^d y$) is a put operation with work identifier d performing a NIC local read on y and a NIC remote write on x ; $\text{Wait}(d)$ waits for previous operations with work identifier d ; and finally $\text{Rfence}(n)$ is an RDMA remote fence for the communication channel towards n that does not block the CPU.

We assume that each location x is associated with a specific node $n(x)$. From this, given $\langle E, \text{po} \rangle$, there is a single valid stamping function stmp_{RL} . Notably we have $\text{stmp}_{\text{RL}}(\text{Get}(x, y, d)) = \{\text{aNRr}_{n(y)}, \text{aNLW}_{n(y)}\}$ and $\text{stmp}_{\text{RL}}(\text{Put}(x, y, d)) = \{\text{aNLr}_{n(x)}, \text{aNRW}_{n(x)}\}$. Put and get operations perform both a NIC read and a NIC write, and as such are associated to two stamps, where the remote node can be deduced from the location. Also, a succeeding CAS has a single stamp aCAS , while a failing CAS has stamps $\{\text{aMF}, \text{aCR}\}$, as it behaves as both a memory fence (aMF) and a CPU read (aCR).

The formal semantics requires several functions and relations: v_R , v_W , rf , and mo , with roles similar to the semantics of sv (cf. §3.4), as well as the NIC-flush-order relation nfo representing the PCIe guarantees that NIC reads flush previous NIC writes. The consistency predicate for RDMA^{wait} is then stated from these relations and some derived relations, similarly to §3.4.

3.4 Example: Consistency for Shared Variables

As mentioned in Example 3.1, sv uses the methods $M = \{\text{Write}_{\text{sv}}, \text{Read}_{\text{sv}}, \text{Bcast}_{\text{sv}}, \text{Wait}_{\text{sv}}, \text{GF}_{\text{sv}}\}$. Since only the method and arguments matter for the location function, we use $\text{loc}(m(\tilde{v}))$ to denote $\text{loc}(\langle _, _, \langle m, \tilde{v}, _ \rangle \rangle)$, where $\text{loc}(\text{Write}_{\text{sv}}(x, _)) = \text{loc}(\text{Read}_{\text{sv}}(x)) = \text{loc}(\text{Bcast}_{\text{sv}}(x, _, _)) = \{x\}$ for events accessing a location x , and $\text{loc}(e) = \emptyset$ otherwise for methods Wait_{sv} and GF_{sv} .

Notation. For a subevent s , we note $s.e$ and $s.a$ its two components. Given an execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ and a stamp a , we write $\mathcal{G}.a$ for $\{s \in \mathcal{G}.\text{SEvent} \mid s.a = a\}$. For families, by abuse of notation, we also write e.g. $\mathcal{G}.\text{aNRr}$ for $\bigcup_{n \in \text{Node}} \mathcal{G}.\text{aNRr}_n$. We extend the notation loc to subevents by writing $\text{loc}(s)$ for $\text{loc}(s.e)$. We define the set of reads as $\mathcal{G}.\mathcal{R} \triangleq \mathcal{G}.\text{aCR} \cup \mathcal{G}.\text{aCAS} \cup \mathcal{G}.\text{aNLr} \cup \mathcal{G}.\text{aNRr}$ and writes as $\mathcal{G}.\mathcal{W} \triangleq \mathcal{G}.\text{aCW} \cup \mathcal{G}.\text{aCAS} \cup \mathcal{G}.\text{aNLW} \cup \mathcal{G}.\text{aNRW}$. We write $\mathcal{G}.\mathcal{W}_x \triangleq \{s \in \mathcal{G}.\mathcal{W} \mid \text{loc}(s) = \{x\}\}$ to constrain the set to writes on a specific location x . We also use

³In the RDMA specification, Get and Put are referred to as respectively “RDMA Read” and “RDMA Write” operations. We use the terms get and put to prevent confusion, as each of these perform both a read and a write subevents.

$|_t$ to restrict a set or relation to a specific thread. E.g. $E|_t = \{e \mid e \in E \wedge t(e) = t\}$ and $po|_t = [E|_t]; po; [E|_t]$.

For the sv library, we additionally define $\mathcal{G}.\mathcal{W}^n \triangleq \{\langle e, aCW \rangle \mid n(t(e)) = n\} \cup \mathcal{G}.aNRW_n$ as the set of write subevents occurring on node n . This includes CPU writes on the node, as well as broadcast writes towards n from all threads. We also note $\mathcal{G}.\mathcal{W}_x^n \triangleq \mathcal{G}.\mathcal{W}_x \cap \mathcal{G}.\mathcal{W}^n$ as expected. Similarly, $\mathcal{G}.\mathcal{R}^n \triangleq \{s \mid s \in \mathcal{G}.\mathcal{R} \wedge n(t(s)) = n\}$ covers reads occurring on n , either by a CPU read or as part of a broadcast.

Consistency. We now work towards a definition of consistency for shared variables.

Definition 3.7. For an execution $\mathcal{G} = \langle E, po, stmp_{sv}, _, _ \rangle$, we define the following:

- The *value-read* function $v_R : \mathcal{G}.\mathcal{R} \rightarrow \text{Val}$ that associates each read subevent with the value returned, if available, i.e. if $e = \langle _, _, \langle \text{Read}_{sv}, _, v \rangle \rangle$, then $v_R(e) = v$.
- The *value-written* function $v_W : \mathcal{G}.\mathcal{W} \rightarrow \text{Val}$ that associates each write subevent with a value \mathcal{G} , i.e. if $e = \langle _, _, \langle \text{Write}_{sv}, (_, v), _ \rangle \rangle$, then $v_W(e) = v$.
- A *reads-from* relation, $rf \triangleq \bigcup_n rf^n$, where each $rf^n \subseteq \mathcal{G}.\mathcal{W}^n \times \mathcal{G}.\mathcal{R}^n$ is a relation on subevents of the same location and node with matching values, i.e. if $\langle s_1, s_2 \rangle \in rf^n$ then $\text{loc}(s_1) = \text{loc}(s_2)$ and $v_W(s_1) = v_R(s_2)$.
- A *modification-order* relation $mo \triangleq \bigcup_{x,n} mo_x^n$ describing the order in which writes on x on node n reach memory.

We define *well-formedness* for rf and mo as follows. For each remote, a broadcast writes the corresponding read value: if $s_1 = \langle e, aNLR_n \rangle \in \mathcal{G}.SEvent$ and $s_2 = \langle e, aNRW_n \rangle \in \mathcal{G}.SEvent$, then $v_R(s_1) = v_W(s_2)$. Each rf^n is functional on its range, i.e. every read in $\mathcal{G}.\mathcal{R}^n$ is related to at most one write in $\mathcal{G}.\mathcal{W}^n$. If a read is not related to a write, it reads the initial value of zero, i.e. if $s_2 \in \mathcal{G}.\mathcal{R}^n \wedge \langle _, s_2 \rangle \notin rf^n$ then $v_R(s_2) = 0$. Finally, each mo_x^n is a strict total order on $\mathcal{G}.\mathcal{W}_x^n$.

We further define the *reads-from-internal* relation as $rf_i \triangleq [aCW]; (po \cap rf); [aCR]$ (which corresponds to CPU reads and writes using the same TSO store buffer), and the *reads-from-external* relation as $rf_e \triangleq rf \setminus rf_i$. As we shall see in Def. 3.8, rf_i does *not* contribute to synchronisation order, whereas rf_e does. Moreover, given an execution \mathcal{G} and well-formed rf and mo , we derive additional relations.

$$\begin{aligned}
 pf &\triangleq \left\{ \langle \langle e_1, aNLR_n \rangle, \langle e_2, aWT \rangle \rangle \mid \langle e_1, e_2 \rangle \in po \wedge \left(\begin{array}{l} \exists d. e_1 = \langle _, _, \langle \text{Bcast}_{sv}, (_, _, d), _ \rangle \rangle \\ \wedge e_2 = \langle _, _, \langle \text{Wait}_{sv}, (d), _ \rangle \rangle \end{array} \right) \right\} \\
 rb^n &\triangleq \left\{ \langle r, w \rangle \in \mathcal{G}.\mathcal{R}^n \times \mathcal{G}.\mathcal{W}^n \mid \begin{array}{l} \text{loc}(r) = \text{loc}(w) \\ \wedge (\langle r, w \rangle \in ((rf^n)^{-1}; mo^n) \vee r \notin \text{img}(rf^n)) \end{array} \right\} \quad rb \triangleq \bigcup_n rb^n \\
 iso &\triangleq \{ \langle \langle e, aNLR_n \rangle, \langle e, aNRW_n \rangle \rangle \mid e = \langle _, _, \langle \text{Bcast}_{sv}, (_, _, \{ \dots, n, \dots \}), _ \rangle \rangle \in E \}
 \end{aligned}$$

The *polls-from* relation pf states that a Wait_{sv} operation synchronises with the NIC local read subevents of previous broadcasts that use the same work identifier. The *reads-before* relation rb states that a read r executes before a specific write w on the same node and location. This is either because r reads the initial value of 0, or because r reads from a write that is mo -before w . Finally, the *internal-synchronisation-order* relation iso states that, within a broadcast, for each remote node the reading part occurs before the writing part.

We can then define the consistency predicate $sv.C$ as follows.

Definition 3.8 (sv-consistency). $\langle E, po, stmp, so, hb \rangle$ is sv-consistent if:

- $stmp = stmp_{sv}$ (defined in §3.1);
- there exists well-formed v_R , v_W , rf , and mo , such that $[aCR]; (po^{-1} \cap rb); [aCW] = \emptyset$ and $so = iso \cup rf_e \cup pf \cup rb \cup mo$.

It is straightforward to check that this consistency predicate satisfies monotonicity and decomposability. For CPU reads and writes, we ask that **rb** does not contradict the program order. E.g., a program $\text{Write}_{\text{sv}}(x, 1); \text{Read}_{\text{sv}}(x)$ must return 1 and cannot return 0, even if the semantics of TSO allows for the read to finish before the write.

There is no need to explicitly include conditions on **hb** in the consistency of the library, as the global consistency condition (cf. Def. 3.6) already enforces that $(\text{ppo} \cup \text{so} \cup \text{hb})^+$ is irreflexive.

3.5 Library Implementations

We now describe a mechanism for implementing the method calls of a library by an implementation. Our ideas build on Yacovet [Stefanescu et al. 2024], but have been adapted to our setting, which comprises a much weaker happens-before relation (based on **ppo** instead of **po**). In particular, MOWGLI's notions of implementation, soundness, and abstraction are similar to Yacovet (but simpler), but the notion of "local soundness" is more complicated due to the use of **ppo** and subevents.

An implementation for a library L is a function $I : (\text{Tid} \times L.M \times \text{Val}^*) \rightarrow \text{SeqProg}$ associating every method call of the library L to a sequential program.

Definition 3.9. We say that I is *well defined* for a library L using Λ iff for all $t \in \text{Tid}$, $m \in L.M$ and $\tilde{v} \in \text{Val}^*$, we have:

- (1) $L \notin \Lambda$, and $I(t, m, \tilde{v})$ only calls methods of the libraries of Λ .
- (2) $\langle \langle -, k+1 \rangle, - \rangle \notin \llbracket I(t, m, \tilde{v}) \rrbracket_t$, i.e. the implementation of a method call $m(\tilde{v})$ cannot return with a non-zero break number, and thus cannot cause a loop containing a call to $m(\tilde{v})$ to break inappropriately.
- (3) if $\langle \langle v, 0 \rangle, \langle E, \text{po} \rangle \rangle \in \llbracket I(t, m, \tilde{v}) \rrbracket_t$ then $E \neq \emptyset$, i.e. if an implementation successfully executes, it must contain at least one method call.

We note $\text{loc}(I)$ the set of all locations that can be accessed by the implementation of I : $\text{loc}(I) \triangleq \bigcup_{t, m, \tilde{v}} \bigcup_{\langle -, \langle E, - \rangle \rangle \in \llbracket I(t, m, \tilde{v}) \rrbracket_t} \text{loc}(E)$. We then define a function $\llbracket _ \rrbracket_I$ to map an implementation I to a concurrent program as follows.

$$\begin{aligned} \llbracket v \rrbracket_{t,I} &\triangleq v & \llbracket m(v_1, \dots, v_k) \rrbracket_{t,I} &\triangleq \begin{cases} I(t, m, \langle v_1, \dots, v_k \rangle) & \text{if } m \in L.M \\ m(v_1, \dots, v_k) & \text{otherwise} \end{cases} \\ \llbracket \text{loop } p \rrbracket_{t,I} &\triangleq \text{loop } \llbracket p \rrbracket_{t,I} & \llbracket \text{let } p \text{ f } \rrbracket_{t,I} &\triangleq \text{let } \llbracket p \rrbracket_{t,I} (\lambda v. \llbracket f \ v \rrbracket_{t,I}) \\ \llbracket \text{break}_k \ v \rrbracket_{t,I} &\triangleq \text{break}_k \ v & \llbracket \langle p_1, \dots, p_T \rangle \rrbracket_I &\triangleq \langle \llbracket p_1 \rrbracket_{1,L}, \dots, \llbracket p_T \rrbracket_{T,L} \rangle \end{aligned}$$

As an example, we can define the implementation I_{SV} of the broadcast library into $\text{RDMA}^{\text{WAIT}}$. For each location x of the broadcast library, we create a location x_n for each node $n \in \text{Node}$. We also create a dummy location per node, \perp_n for $n \in \text{Node}$, and we use an additional dummy work identifier d_0 .

$$\begin{aligned} I_{\text{SV}}(t, \text{Write}_{\text{sv}}, (x, v)) &\triangleq \text{Write}(x_{n(t)}, v) \\ I_{\text{SV}}(t, \text{Read}_{\text{sv}}, (x)) &\triangleq \text{Read}(x_{n(t)}) \\ I_{\text{SV}}(t, \text{Bcast}_{\text{sv}}, (x, d, \{n_1, \dots, n_k\})) &\triangleq \text{Put}(x_{n_1}, x_{n(t)}, d); \dots; \text{Put}(x_{n_k}, x_{n(t)}, d) \\ I_{\text{SV}}(t, \text{Wait}_{\text{sv}}, (d)) &\triangleq \text{Wait}(d) \\ I_{\text{SV}}(t, \text{GF}_{\text{sv}}, (\{n_1, \dots, n_k\})) &\triangleq \text{Get}(\perp_{n(t)}, \perp_{n_1}, d_0); \dots; \text{Get}(\perp_{n(t)}, \perp_{n_k}, d_0); \text{Wait}(d_0) \end{aligned}$$

where $\{\text{Write}, \text{Read}, \text{Put}, \text{Get}, \text{Wait}\}$ are methods of the $\text{RDMA}^{\text{WAIT}}$ library (see §3.3).

A read/write on a thread t accesses the location of its node $n(t)$. A broadcast executes multiple Put operations. Each of them reads the location of its node and overwrites the location of a designated

node. A wait operation works similarly to $\text{RDMA}^{\text{WAIT}}$. Finally, a global fence executes a Get operation towards each node requiring fencing, and waits for the completion of all the Get operations. As mentioned in the overview, this ensures that all previous NIC operations towards these nodes are completely finished.

We can easily see that I_{SV} is well defined, as it cannot return a break number greater than zero, and every (succeeding) implementation generates at least one event.

Using these definitions, we arrive at a notion of a sound implementation, which holds whenever the implementation is a refinement of the library specification.

Definition 3.10. We say that I is a *sound implementation* of L using Λ if, for any program \tilde{p} such that $\text{loc}(I) \cap \text{loc}(\tilde{p}) = \emptyset$, we have that $\text{outcome}_{\Lambda}(\llbracket \tilde{p} \rrbracket_I) \subseteq \text{outcome}_{\Lambda \uplus \{L\}}(\tilde{p})$.

For a concurrent program \tilde{p} using methods of $(\Lambda \uplus \{L\})$, $\llbracket \tilde{p} \rrbracket_I$ only uses methods of Λ . The implementation I is sound if the translation does not introduce any new outcomes. We can assume I and \tilde{p} use disjoint locations to avoid capture of location names.

3.6 Abstractions and Locality

We now work towards the modular proof technique for verifying soundness of an implementation against a library in MowGLI. As is common in proofs of refinement, we use an *abstraction function* [Abadi and Lamport 1991] mapping the concrete implementation to its abstract library specification. For $f : A \rightarrow B$ and $r \subseteq A \times A$, we note $f(r) \triangleq \{\langle f(x), f(y) \rangle \mid \langle x, y \rangle \in r\}$.

Definition 3.11. Suppose I is a well-defined implementation of a library L using Λ , and that $G = \langle E, \text{po} \rangle$ and $G' = \langle E', \text{po}' \rangle$ are plain executions using methods of Λ and L respectively. We say that a surjective function $f : E \rightarrow E'$ abstracts G to G' , denoted $\text{abs}_{I,L}^f(G, G')$, iff

- $E|_L = \emptyset$ (i.e. G contains no calls to the abstract library L) and $E'|_L = E'$ (i.e. G' only contains calls to the abstract library L);
- $f(\text{po}) \subseteq (\text{po}')^*$ and $\forall e_1, e_2, \langle f(e_1), f(e_2) \rangle \in \text{po}' \implies \langle e_1, e_2 \rangle \in \text{po}$; and
- if $e' = \langle t, \iota, \langle m, \tilde{v}, v' \rangle \rangle \in E'$ then $\langle \langle v', 0 \rangle, G|_{f^{-1}(e')} \rangle \in \llbracket I(t, m, \tilde{v}) \rrbracket_t$

Intuitively, $\text{abs}_{I,L}^f(G, G')$ means there is some abstract concurrent program \tilde{p} on library L such that $\langle _, G' \rangle \in \llbracket \tilde{p} \rrbracket$ is a plain execution of the abstract program, $\langle _, G \rangle \in \llbracket \llbracket \tilde{p} \rrbracket_I \rrbracket$ is a plain execution of its implementation, and G and G' behave similarly. The abstraction function f maps every event of the implementation to the abstract method call it was created for. The second requirement states that the program order is preserved in both directions. The last requirement states that, for each abstract event e' , its implementation $G|_{f^{-1}(e')}$ behaves properly. We ask that this subgraph be a valid plain execution of the implementation with the same output value.

LEMMA 3.12. Given \tilde{p} on library L and a well-defined implementation I of L , if $\langle \tilde{v}, G \rangle \in \llbracket \llbracket \tilde{p} \rrbracket_I \rrbracket$ then there exists $\langle \tilde{v}, G' \rangle \in \llbracket \tilde{p} \rrbracket$ and f such that $\text{abs}_{I,L}^f(G, G')$.

Finally, we can define a notion of local soundness for an implementation.

Definition 3.13. We say that a well defined implementation I of a library L is *locally sound* iff, whenever we have a Λ -consistent execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ and $\text{abs}_{I,L}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$, then there exists stmp', so' , and a concretisation function $g : \langle E', \text{po}', \text{stmp}' \rangle.\text{SEvent} \rightarrow \mathcal{G}.\text{SEvent}$ such that:

- $g(\langle e', a' \rangle) = \langle e, a \rangle$ implies $f(e) = e'$ and
 - For all a_0 such that $\langle a_0, a' \rangle \in \text{to}$, there exists $\langle e_1, a_1 \rangle \in \mathcal{G}.\text{SEvent}$ such that $f(e_1) = e'$, $\langle a_0, a_1 \rangle \in \text{to}$, and $\langle \langle e_1, a_1 \rangle, \langle e, a \rangle \rangle \in \text{hb}^*$;

- For all a_0 such that $\langle a', a_0 \rangle \in \text{to}$, there exists $\langle e_2, a_2 \rangle \in \mathcal{G}.\text{SEvent}$ such that $f(e_2) = e'$, $\langle a_2, a_0 \rangle \in \text{to}$, and $\langle \langle e, a \rangle, \langle e_2, a_2 \rangle \rangle \in \text{hb}^*$.
- $g(\text{so}') \subseteq \text{hb}$;
- For all hb' transitive such that $(\text{ppo}' \cup \text{so}')^+ \subseteq \text{hb}'$ and $g(\text{hb}') \subseteq \text{hb}$, we have $\langle E', \text{po}', \text{stmp}', \text{so}', \text{hb}' \rangle \in L.C$, where $\text{ppo}' \triangleq \langle E', \text{po}', \text{stmp}' \rangle.\text{ppo}$.

Unlike the notion of soundness (cf. Def. 3.10) expressed using an arbitrary program, local soundness is expressed using an arbitrary abstraction. It states that whenever we have an abstraction from $\langle E, \text{po} \rangle$ to $\langle E', \text{po}' \rangle$ and we know the implementation $\langle E, \text{po} \rangle$ has a Λ -consistent execution \mathcal{G} , then the abstract plain execution $\langle E', \text{po}' \rangle$ also has an L -consistent execution (third point) and the implementation respects the synchronisation promises made by the abstract library L (first and second point).

To translate the synchronisation promises, we require a *concretisation function* g that maps every subevent of the abstraction to a subevent in their implementation. The library L makes two kinds of synchronisation promises: **to** (via stamps) and **so'**. If we have $\langle s'_1, s'_2 \rangle \in \text{so}'$ in the abstraction, then we require that the concretisation of s'_1 synchronises with the concretisation of s'_2 , i.e. we ask that $g(\text{so}') \subseteq \text{hb}$.

Whenever the abstraction contains a subevent of the form $\langle e', a' \rangle$, the usage of the stamp a' carries an obligation. The subevent promises to synchronise with *any* earlier or later subevent, not necessarily from library L , according to the **to** relation (cf. Fig. 10 for RDMA). In most cases, the concretisation uses the same stamp, i.e. $g(\langle e', a' \rangle) = \langle e, a \rangle$ with $a' = a$, and the property is trivially respected by the implementation with $\langle e_1, a_1 \rangle = \langle e_2, a_2 \rangle = \langle e, a \rangle$. Otherwise we have $a' \neq a$, and so for any earlier (resp. later) stamp a_0 that a' should synchronise with, we need to justify this synchronisation happens in the implementation, i.e. that we have $\langle e_1, a_1 \rangle \xrightarrow{\text{hb}^*} \langle e, a \rangle$, where a_1 can perform the expected stamp synchronisation $\langle a_0, a_1 \rangle \in \text{to}$.

An important point to note is that **hb** is potentially bigger than $(\text{ppo} \cup \text{so})^+$. In which case, we need to prove the result for any reasonable **hb'** bigger than $(\text{ppo}' \cup \text{so}')^+$. Thus local soundness states that if the implementation has a Λ -consistent execution *with additional constraints*, then the abstraction similarly has an L -consistent execution *with these additional constraints*. This is required for the implementation to work in any context, i.e. for programs using L in conjunction to other libraries, as expressed by the following theorem.

THEOREM 3.14. *If a well-defined implementation is locally sound, then it is sound.*

PROOF. See Theorem E.3. □

In the case of the shared variable library, we can use this proof technique to verify the implementation I_{SV} .

THEOREM 3.15. *I_{SV} is locally sound, and hence I_{SV} is sound.*

PROOF. See Theorem G.1. □

4 Barrier Library

As discussed informally in §2.2, LOCO implements a barrier library (BAL), which supports synchronisation of threads across multiple threads. Note that each barrier corresponds to a set of threads, which we refer to as the “participating threads” of a barrier. Each participating thread must wait for *all* operations towards *all* participating threads (including its own) that are po-before each barrier to be completed. We first present a generic specification for barriers with participating nodes in §4.1, and the LOCO barrier and its correctness proof in §4.2. In §4.3 we discuss an issue with such a barrier that only synchronises participating nodes and a possible fix.

4.1 Generic Barrier Specification

The barrier library (BAL) only has the single method $\text{BAR}_{\text{BAL}} : \text{Loc} \rightarrow ()$, taking a location as an input and producing no output. Thus, we have $\text{loc}(\text{BAR}_{\text{BAL}}(x)) = \{x\}$. The input location x defines the set of threads that synchronise via $\text{BAR}_{\text{BAL}}(x)$. In our model, we assume a function $b : \text{Loc} \rightarrow \mathcal{P}(\text{Tid})$ associating each location x with a set of threads that perform a barrier synchronisation on x .

While the LOCO barrier implementation (see §4.2) supports synchronisation across nodes connected by RDMA, our specification is more general and abstracts away the notion of nodes. Instead, our library defines synchronisation between *threads*, providing freedom to implement different synchronisation mechanisms depending on whether the threads are on the same or on different nodes.

Since MOWGLI allows libraries to be defined in isolation, we only consider E containing barrier calls. Let $E_x \triangleq \{e \in E \mid \text{loc}(e) = \{x\}\}$ denote the set of barrier calls on the location x .

Definition 4.1 (BAL-consistency). We say that $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ is BAL-consistent iff:

- $\text{stmp} = \text{stmp}_{\text{BAL}}$, defined as $\text{stmp}_{\text{BAL}}(\langle _, _, \langle \text{BAR}_{\text{BAL}}, (x), () \rangle \rangle) = \bigcup_{t \in b(x)} \{\text{aGF}_{n(t)}\} \cup \{\text{aCR}\}$;
- for all x and $e \in E_x$, $t(e) \in b(x)$; i.e. non-participating threads do not participate;
- for all $x \in \text{Loc}$, there is an integer c_x such that for all thread $t \in b(x)$ we have $\#(E_x|_t) = c_x$; i.e. each participating thread makes exactly c_x calls to the barrier on x ;
- there is an ordering function $o : E \rightarrow \mathbb{N}$ such that for all location x :
 - if $e \in E_x$ then $1 \leq o(e) \leq c_x$;
 - if $e_1, e_2 \in E_x$ and $\langle e_1, e_2 \rangle \in \text{po}$ then $o(e_1) < o(e_2)$; and
- $\text{so} = \bigcup_{x \in \text{Loc}} \bigcup_{1 \leq i \leq c_x} \{ \langle \langle e_1, \text{aGF}_n \rangle, \langle e_2, \text{aCR} \rangle \rangle \mid e_1, e_2 \in (E_x \cap o^{-1}(i)) \}$

This predicate clearly respects monotonicity (since **hb** is unrestricted) and decomposability (since each location is treated independently).

The function o associates each barrier call to the number of times the location has been used by this thread, in program order. We say that e_1 and e_2 *synchronise together* iff $\text{loc}(e_1) = \text{loc}(e_2)$ and $o(e_1) = o(e_2)$. The stamps of the form aGF correspond to the *entry points* of the barrier calls, waiting for previous operations to finish before the synchronisation. The stamp aCR represents the *exit point* of the barrier, after the synchronisation. The synchronisation is then an **so** ordering between aGF and aCR for barrier calls that synchronise together.

4.2 LOCO Implementation

Given $b : \text{Loc} \rightarrow \mathcal{P}(\text{Tid})$, for each location x with $b(x) = \{t_1, \dots, t_k\}$ synchronising k threads, we create a set of k shared variables (i.e. sv locations) $\{x_{t_1}, \dots, x_{t_k}\}$. Each shared variable x_t is used as a counter indicating how many times thread t has executed a barrier on x . The LOCO implementation decomposes the barrier into three steps: (1) wait for previous operations to finish; (2) increase your counter; (3) wait for the counters of other threads to increase. We define the implementation I_{BAL}^b in Fig. 11. Clearly, the implementation is well defined: it cannot return a break number greater than zero, since all break commands have a break number of 1 and are inside loops; and every succeeding implementation generates at least one event.

For $t \notin b(x)$: $I_{\text{BAL}}^b(t, \text{BAR}_{\text{BAL}}(x)) \triangleq \text{loop } \{ () \}$

For $t \in b(x) = \{t_1, \dots, t_k\}$:

```

 $I_{\text{BAL}}^b(t, \text{BAR}_{\text{BAL}}(x)) \triangleq$ 
  let  $s_n = \{n(t_i) \mid t_i \in b(x)\}$  in
  GFsv( $s_n$ );
  let  $v = \text{Read}_{\text{sv}}(x_t)$  in
  Writesv( $x_t, v + 1$ );
  Bcastsv( $x_t, \_, (s_n \setminus \{n(t)\})$ );
  loop {
    let  $v' = \text{Read}_{\text{sv}}(x_{t_1})$  in
    if  $v' > v$  then break1() else () ;
    ...
  }
  loop {
    let  $v' = \text{Read}_{\text{sv}}(x_{t_k})$  in
    if  $v' > v$  then break1() else () ;
  }
```

Fig. 11. I_{BAL}^b implementation

If a method call is made by a non-participating thread, the call is invalid and we implement it using a non-terminating loop. This is necessary for soundness, as the outcomes of the implementation must be valid, and in this situation the BAL specification does not allow any valid outcomes.

If a method call is made by a participating thread t , the implementation starts with a global fence ensuring any previous operation towards any relevant node is fully finished. Then, it increments its counter x_t to indicate to other threads that the barrier has been reached and executed. The value of x_t is immediately available to other threads on the same node, and is made available to other participating nodes using a broadcast. Note that the broadcast does not perform a loopback (i.e. we exclude $n(t)$ from the targets), as asking the NIC to overwrite x_t with itself might cause the new value of a later barrier call to be reverted to the current value. Then, we repeatedly read the (local) values of the other counters x_{t_i} and wait for each of them to indicate other threads have reached their matching barrier call. Note that there is no reason to wait for the broadcast to finish: the implementation on t might go ahead before other threads are aware that t reached the barrier, but that does not break the guarantees provided by the barrier.

THEOREM 4.2. *The implementation I_{BAL}^b is locally sound.*

PROOF. See Theorem G.5. □

4.3 Supporting Transitivity

The barrier semantics in §4.1 only performs a global fence on nodes with participating threads. While this appears intuitive and reduces assumptions about other nodes, barrier synchronisation using such a library is *not* transitive. For example, consider the program in Fig. 12. Since $\bar{x} := 1$ is an operation towards node 3, the barrier $\text{BAR}_{\text{BAL}}(b_1)$ does not wait for it to finish, allowing $a = 0$.

Such a transitive barrier can straightforwardly be obtained by synchronising across *all* nodes, instead of just “participating” threads. For the specification, we define $\text{stmp}_{\text{BAL}}(\langle _, _, \langle \text{BAR}_{\text{BAL}}(x), () \rangle \rangle) = \bigcup_{n \in \text{Node}} \{\text{aGF}_n\} \cup \{\text{aCR}\}$ and for the implementation, we define $I_{\text{BAL}}^b(t, \text{BAR}_{\text{BAL}}(x)) \triangleq \text{let } s_n = \text{Node in } \dots$. This stronger version is the one implemented in LOCO (see Fig. 7).

		$x = 0$
$\bar{x} := 1$	$\text{BAR}_{\text{BAL}}(b_1)$	$\text{BAR}_{\text{BAL}}(b_2)$
	$\text{BAR}_{\text{BAL}}(b_1)$	$a := x$

$a = 0$ ✓

Fig. 12. Allowed weak barrier behaviour

5 Ring Buffer Library

The ring buffer library (RBL) provides methods for a single-writer-multiple-reader FiFo queue for messages of any size, where each message is duplicated as necessary and can be read once by each reader. Here, we present its specification (§5.1), and an implementation and correctness proof (§5.2).

5.1 Ring Buffer Specification

The ring buffer library has two methods $\text{Submit}^{\text{RBL}} : \text{Loc} \times \text{Val}^* \rightarrow \mathbb{B}$ and $\text{Receive}^{\text{RBL}} : \text{Loc} \rightarrow \text{Val}^* \uplus \{\perp\}$, with $\text{loc}(\text{Submit}^{\text{RBL}}(x, _)) = \text{loc}(\text{Receive}^{\text{RBL}}(x)) = \{x\}$. $\text{Submit}^{\text{RBL}}(x, \tilde{v})$ tries to add a new message \tilde{v} to the ring buffer x . It can either fail if the ring buffer is full, returning false, or succeed returning true. $\text{Receive}^{\text{RBL}}(x)$ tries to read a message from the ring buffer x . It can either succeed if there is at least one pending message, returning the next message, or fail if there is no pending messages, returning \perp .

In our model, we assume two functions $\text{wthd} : \text{Loc} \rightarrow \text{Tid}$ and $\text{rthd} : \text{Loc} \rightarrow \mathcal{P}(\text{Tid})$ associating each location x with a writing thread $\text{wthd}(x)$ and a set of reader threads $\text{rthd}(x)$. For subevents, we define the stamping function stmp_{RBL} as follows:

$$\begin{aligned} \text{stmp}_{\text{RBL}}(\langle t, _, \langle \text{Submit}^{\text{RBL}}, (x, _), \text{true} \rangle \rangle) &\triangleq \{\text{aNRW}_{n(t')} \mid t' \in \text{rthd}(x) \wedge n(t') \neq n(t)\} \cup \{\text{aCW}\} \\ \text{stmp}_{\text{RBL}}(\langle t, _, \langle \text{Submit}^{\text{RBL}}, (x, _), \text{false} \rangle \rangle) &\triangleq \{\text{aWT}\} \end{aligned}$$

$$\text{stmp}_{\text{RBL}}(\langle _, _, \langle \text{Receive}^{\text{RBL}}, (x), \widetilde{v} \rangle \rangle) \triangleq \{\text{aCR}\}$$

$$\text{stmp}_{\text{RBL}}(\langle _, _, \langle \text{Receive}^{\text{RBL}}, (x), \perp \rangle \rangle) \triangleq \{\text{aWT}\}$$

A successful call to $\text{Submit}^{\text{RBL}}$ (with return value true) is denoted by a write stamp for each relevant node: the stamp aCW is used by the writer node, and the stamps $\text{aNRW}_{n(t')}$ are used by the corresponding remote nodes. Failing calls (with return value false or \perp) are depicted by the stamp aWT . Finally, a succeeding $\text{Receive}^{\text{RBL}}$ call uses the reading stamp aCR .

We note different sets corresponding to calls to $\text{Submit}^{\text{RBL}}$ succeeding (\mathcal{W}) and calls to $\text{Receive}^{\text{RBL}}$ failing (\mathcal{F}) or succeeding (\mathcal{R}). Calls to $\text{Submit}^{\text{RBL}}$ failing are ignored by the specification.

$$\begin{aligned} \mathcal{W}_x^n &\triangleq \{ \langle e, \text{aNRW}_n \rangle \mid e = \langle t, _, \langle \text{Submit}^{\text{RBL}}, (x), _ \rangle, \text{true} \rangle \in E \wedge \text{aNRW}_n \in \text{stmp}_{\text{RBL}}(e) \} \\ &\cup \{ \langle e, \text{aCW} \rangle \mid e = \langle t, _, \langle \text{Submit}^{\text{RBL}}, (x), _ \rangle, \text{true} \rangle \in E \wedge n(t) = n \} \\ \mathcal{F}_x^n &\triangleq \{ \langle e, \text{aWT} \rangle \mid e = \langle t, _, \langle \text{Receive}^{\text{RBL}}, (x), \perp \rangle \rangle \in E \wedge n(t) = n \} \\ \mathcal{R}_x^n &\triangleq \{ \langle e, \text{aCR} \rangle \mid e = \langle t, _, \langle \text{Receive}^{\text{RBL}}, (x), \widetilde{v} \rangle \rangle \in E \wedge n(t) = n \} \end{aligned}$$

We then define the reads-from relation rf matching successful $\text{Submit}^{\text{RBL}}$ and $\text{Receive}^{\text{RBL}}$ events.

Definition 5.1. Given $\mathcal{G} = \langle E, \text{po}, \text{stmp}_{\text{RBL}}, _, _ \rangle$, we say that rf is *well-formed* iff each of the following holds:

- (1) $\text{rf} = \bigcup_{n,x} \text{rf}_x^n$ with $\text{rf}_x^n \subseteq \mathcal{W}_x^n \times \mathcal{R}_x^n$
- (2) rf_x^n is total and functional on its range, i.e. each read subevent in \mathcal{R}_x^n is related to exactly one write subevent in \mathcal{W}_x^n .
- (3) If $(\langle _, _, \langle \text{Submit}^{\text{RBL}}, (x), \widetilde{v} \rangle, \text{true} \rangle, a) \xrightarrow{\text{rf}} (\langle _, _, \langle \text{Receive}^{\text{RBL}}, (x), \widetilde{v}' \rangle, a' \rangle)$ then $\widetilde{v} = \widetilde{v}'$, i.e. related events write and read the same tuple of values.
- (4) If $\langle s_1, s_2 \rangle \in \text{rf}$, $\langle s_1, s_3 \rangle \in \text{rf}$, and $s_2 \neq s_3$, then $t(s_2) \neq t(s_3)$, i.e. each thread can read each message at most once.
- (5) If $s_1, s_2 \in \mathcal{W}_x^n$, $\langle s_1, s_2 \rangle \in \text{po}$, and $\langle s_2, s_4 \rangle \in \text{rf}$, then there is s_3 such that $\langle s_1, s_3 \rangle \in \text{rf}$, and $\langle s_3, s_4 \rangle \in \text{po}$, i.e. threads cannot jump a message.

We define the *fails-before* relation fb expressing that a failing $\text{Receive}^{\text{RBL}}$ occurs before a succeeding $\text{Submit}^{\text{RBL}}$ as follows:

$$\text{fb} \triangleq \bigcup_{n,x} (\mathcal{F}_x^n \times \mathcal{W}_x^n \setminus (\text{po}^{-1}; \text{rf}^{-1}))$$

If $s_1 \in \mathcal{W}_x^n$ and $s_3 \in \mathcal{F}_x^n$, then the contents written by s_1 is not available when s_3 is executed. Either there is s_2 such that $\langle s_1, s_2 \rangle \in \text{rf}$ and $\langle s_2, s_3 \rangle \in \text{po}$, in which case the message has been read; or there is no such s_2 and we have $\langle s_3, s_1 \rangle \in \text{fb}$ to express that the message was not yet written.

Definition 5.2 (RBL-consistency). We say that an execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}_{\text{RBL}}, \text{so}, \text{hb} \rangle$ is *BAL-consistent* iff:

- if $\langle t, _, \langle \text{Submit}^{\text{RBL}}, (x), _ \rangle, _ \rangle \in E$ then $t = \text{wthd}(x)$; and if $\langle t, _, \langle \text{Receive}^{\text{RBL}}, (x), _ \rangle \rangle \in E$ then $t \in \text{rthd}(x)$; and
- there exists a well-formed rf such that $\text{so} = \text{rf} \cup \text{fb}$.

Note that this definition allows the writer thread to also be a reader, and nodes to have multiple reading threads. Moreover, the consistency predicate does not tell us anything about failing writes; they may fail spuriously.

```

For  $wthd(x) = t \wedge rthd(x) = \{t_1; \dots; t_k\}$  :
 $I_{S,RBL}^{wthd,rthd}(t, Submit^{RBL}, (x, \tilde{v} = (v_1, \dots, v_V)) \triangleq$ 
  let  $s_n = \{n(t_i) \mid t_i \in rthd(x)\} \setminus \{n(t)\}$  in
  let  $V = \text{len}(\tilde{v})$  in
  let  $H = \text{Read}_{sv}(h^x)$  in
  let  $H_1 = \text{Read}_{sv}(h_{t_1}^x)$  in
  ...
  let  $H_k = \text{Read}_{sv}(h_{t_k}^x)$  in
  let  $M = \min(\{H_1, \dots, H_k\})$  in
  if  $(H - M) + (V + 1) > S$  then false else {
    Writesv( $x_{H \% S}, V$ ); Bcastsv( $x_{H \% S}, \_, s_n$ );
    Writesv( $x_{(H+1) \% S}, v_1$ ); Bcastsv( $x_{(H+1) \% S}, \_, s_n$ );
    ...
    Writesv( $x_{(H+V) \% S}, v_V$ ); Bcastsv( $x_{(H+V) \% S}, \_, s_n$ );
    Waitsv( $d_x$ );
    Writesv( $h^x, H + V + 1$ ); Bcastsv( $h^x, d_x, s_n$ );
    true };

For  $t \notin rthd(x)$ :
 $I_{S,RBL}^{wthd,rthd}(t, Receive^{RBL}, (x)) \triangleq \text{loop } \{()\}$ 

For  $t \in rthd(x)$ :
 $I_{S,RBL}^{wthd,rthd}(t, Receive^{RBL}, (x)) \triangleq$ 
  let  $H = \text{Read}_{sv}(h_t^x)$  in
  let  $H' = \text{Read}_{sv}(h^x)$  in
  if  $H \geq H'$  then  $\perp$  else {
    let  $V = \text{Read}_{sv}(x_{H \% S})$  in
    let  $v_1 = \text{Read}_{sv}(x_{(H+1) \% S})$  in
    ...
    let  $v_V = \text{Read}_{sv}(x_{(H+V) \% S})$  in
    Writesv( $h_t^x, H + V + 1$ );
    if  $n(wthd(x)) = n(t)$  then () else
      { Bcastsv( $h_t^x, \_, \{n(wthd(x))\}$ ) };
    ( $v_1, \dots, v_V$ ) };

```

Fig. 14. Implementation $I_{S,RBL}^{wthd,rthd}$ of the ring buffer library into sv

Alternative weaker semantics. Instead of requiring $\text{so} = \text{rf} \cup \text{fb}$, we could give an alternative specification with $\text{so} = \text{rf}$ and $\text{hb}^{-1} \cap \text{fb} = \emptyset$. The latter says that you still cannot ignore (fb) a write that you know (hb) has finished; but if you do ignore a write, you do not have to export the guarantee (so) that the write has not finished. For instance, take the litmus test in Fig. 13. With the semantics in Def. 5.2, at least one of the two Receive^{RBL} has to succeed. With the weaker semantics, they are allowed to both fail, even when both Submit^{RBL} calls succeed.

$a := \text{Submit}^{RBL}(x, 1)$	$b := \text{Submit}^{RBL}(y, 1)$
$\text{GF}_{sv}(\{n_2\})$	$\text{GF}_{sv}(\{n_1\})$
$c := \text{Receive}^{RBL}(y)$	$d := \text{Receive}^{RBL}(x)$
$(a, b, c, d) = (\text{true}, \text{true}, \perp, \perp) \times$	

Fig. 13. Alternative ring buffer semantics

5.2 LOCO Implementation

As before, we assume given the functions $wthd : \text{Loc} \rightarrow \text{Tid}$ and $rthd : \text{Loc} \rightarrow \mathcal{P}(\text{Tid})$. We also assume an integer S representing the size of the ring buffer. We implement the ring buffer library (RBL) using the shared variable library (sv). For each location x with $rthd(x) = \{t_1, \dots, t_k\}$ we create the shared variable (i.e. sv locations) x_0, \dots, x_{S-1} for the content of the buffer, as well as shared variables h^x for the writer and $h_{t_1}^x; \dots; h_{t_k}^x$ for the readers. We also use a work identifier d_x .

Events that do not respect $rthd$ or $wthd$ are implemented using an infinite loop (i.e. $\text{loop } \{()\}$), similarly to other implementations. Otherwise, we use the implementation $I_{S,RBL}^{wthd,rthd}$ given in Fig. 14, where $\%$ represents the modulo operation.

The value of h^x represents the next place to write for the writing thread. The value of $h_{t_i}^x$ represents the next place thread t_i needs to read. If $h^x = h_{t_i}^x$ then thread t_i is up-to-date and needs to wait for the writer to send additional data. If the difference between h^x and $h_{t_i}^x$ gets close to S , then the buffer is full and the writer cannot send any more data.

In the implementation of Submit^{RBL} , the value M represents the minimum of all $h_{t_i}^x$. As such, $(H - M)$ represents the amount of space currently in use. Since $(V + 1)$ represents the number of cells necessary to submit a new message (the size V itself is also submitted), we can proceed if $H - M + V + 1 \leq S$, i.e. if there is enough free space.

Since, for a specific remote node, the broadcasts complete in order, when a reader sees the new value of h^x it means the written data is available. We need to take care that the broadcast of h^x must read from the write of the *same* function call, and not from the write of a later call to $\text{Submit}^{\text{RBL}}$. Otherwise, the value of h^x for the second submit might be available to readers before the data of the second submit. For this, we simply need to wait for the broadcast of previous function calls, using $\text{Wait}_{\text{sv}}(d_x)$, before modifying h^x .

When thread t_i wants to receive, it only proceeds if $h^x > h_{t_i}^x$, otherwise t_i is up-to-date and returns \perp . After reading a message, the reader updates $h_{t_i}^x$ to signal to the writer the space of the message is no longer in use. If the reader is on the same node as the writer, there is no need for a broadcast, otherwise the reader broadcasts to the node of the writer.

With this implementation, each participating node possesses only one copy of the data, and potentially multiple readers per node can read from the same memory locations.

THEOREM 5.3. *The implementation $I_{\text{S,RBL}}^{\text{wthd},\text{rthd}}$ is locally sound.*

PROOF. See Theorem G.7. □

6 Evaluation

In this section, we explore the performance of our LOCO primitives, then use them to build a high performance key-value store. Further applications can be found in §B.

All results were collected using c6525 – 25g nodes on the Cloudlab platform [clo [n. d.]]. These machines each have a 16-core AMD 7302P CPU, running Ubuntu 22.04. Nodes communicate over a 25 Gbps Ethernet fabric using Mellanox ConnectX-5 NICs.

6.1 LOCO Primitives

First, we compare the performance of the verified barrier (BAL) and ring buffer (RBL) primitives to equivalent operations in OpenMPI [Gabriel et al. 2004], a message-passing library commonly used to build distributed applications. We compare against OpenMPI 5.0.5, using the PML/UCX backend for RoCE support. Results are shown in Figure 15.

For the barrier experiments, we compare to the `MPI_Barrier` operation, varying both thread count per node and node count. The MPI barrier does not actually provide synchronization, expecting the user to instead appropriately track and fence operations before using the primitive. We compare the barrier to our LOCO barrier, both with and without the synchronization fence, and show that the LOCO barrier with equivalent semantics (no fence) performs as well or better than the MPI barrier. Note the MPI barrier dynamically switches between several internal algorithms adjusting to load leading to non-smooth performance across the test domain.

For the ring buffer experiments, we compare a ring buffer broadcast to the `MPI_Ibcast` (non-blocking broadcast) operation. We measure across different node counts and amounts of “network load”, that is, the number n of outstanding broadcast operations in the network, along with total node count. A single node acts as the sender: it starts by sending n broadcasts, then sends a new one every time a prior message completes. All other nodes wait to receive and acknowledge messages. Messages have a fixed size of 64 bytes. Here, we find that the formally verified LOCO ring buffer provides better broadcast performance than MPI in most configurations, with MPI performance falling drastically as the number of outstanding messages rises.

6.2 Example Application: A Key-Value Store

Beyond our microbenchmarks, we describe an example LOCO application: a key-value store, built using composable LOCO primitives.




Fig. 15. Comparison of barrier and broadcast operations for LOCO and OpenMPI.

Our kvstore object is a distributed key-value store with a lookup operation that takes no locks, and insertion, deletion, and update operations protected by locks. Lookup and update are depicted in Fig. 16. Each node allocates a remotely-accessible memory region that is used to store values and consistency metadata (a checksum for atomicity, a counter for garbage collection, and a valid bit).

Each node also maintains a local index (a C++ unordered_map), protected by a local reader-writer lock, which records the locations of all keys in the kvstore as (node_id, array_index) pairs, along with a counter matching the one stored with the data. The kvstore is linearisable, with a proof given in §H – our proof is simplified by leveraging the compositional properties of LOCO. Note that RDMA^{TSO} does not have a semantics for locks or RDMA read-modify-write operations, which means that this proof currently does not use MOWGLI. We consider an extension of RDMA^{TSO} with synchronisation operations (and hence a full proof of kvstore) to be future work. Almost all RDMA maps [Barthels et al. 2015; Kalia et al. 2014; Li et al. 2023; Lu et al. 2024; Wang et al. 2022] lack any formal safety specification (we are only aware of two [Dragojević et al. 2014], [Alquraan et al. 2024]), likely due to difficulties in encapsulation, which the LOCO philosophy solves.

We compared our key-value store design against Sherman [she [n. d.]; Wang et al. 2022] and the MicroDB from Scythe [scy [n. d.]; Lu et al. 2024], two state-of-the-art RDMA key-value stores. We also compare against Redis-cluster [Ltd. 2021] as a non-RDMA baseline. Results are shown in Figure 17. We measured throughput on read-only, mixed read-write, and write-only operation distributions, across both uniform and Zipfian ($\theta = 0.99$) key distributions, and across different node counts and per-node thread counts. Each data point is the geometric mean of 5 runs with a 20 second duration, not including prefill.

All benchmarks use a 10MB keyspace, filled to 80% capacity with 64-bit keys and values. All benchmarks use the CityHash64 key hashing function [Pike and Alakuijala [n. d.]], and the YCSB-C implementation of a Zipfian distribution [yyc [n. d.]].




Fig. 16. kvstore read and write operations




Fig. 17. Throughput comparison of key-value stores.

We modified Sherman to issue a fence (GF_{sv}) between lock-protected writes and lock releases to solve a bug related to consistency issues. Our kvstore also issues a fence for the same reason. For both, this fence incurs a 15% overhead.

For LOCO, Sherman, and Redis, write operations are updates. For Scythe, we found that stressing update operations led to program instability and very low throughput, so we use the performance of insertion operations as an upper bound on write performance. For Redis, we configure a cluster with no replication or persistence. Since each Redis server instance uses 4 threads, we create $\text{ceil}(\text{num_threads}/4)$ server instances for a given thread count. We use Memtier [Ltd. 2024] as a benchmark client. Each node runs a single Memtier instance with threads equal to the thread count, and 128 clients per thread (matching the LOCO large window size).

In addition, all systems expose a parameter we call the *window size*, which specifies the maximum number of outstanding operations per application thread (note this is not a batch size – each operation is started and completed individually). Increasing LOCO’s window size to 128 yielded significant improvement (the “large window” series). However, increasing Sherman’s and Scythe’s window sizes appeared to cause internal errors, so the main results for all systems except Redis (see above) use a window size of 3 for accurate comparison.

LOCO outperforms Sherman on read-only configurations. We believe this is because Sherman reads whole sections of the tree from remote memory, while the LOCO design looks up the location locally and only remotely reads the value. On the other hand, LOCO’s advantage over Sherman for Zipfian writes likely comes from the better performance under contention.

Sherman outperforms LOCO (with a window size of 3) on mixed read-write and write-only distributions on uniform keys, while the reverse is true for Zipfian keys. Sherman’s advantage here is likely due to the fact that, unlike LOCO, Sherman colocates locks with data, allowing them to issue lock releases in a batch with writes.

7 Related and Future Work

Although the formal semantics of RDMA has only recently been established [Ambal et al. 2024], our work is able to take advantage of earlier results in weak memory hardware [Alglave et al. 2014; Flur et al. 2016] and programming languages [Batty et al. 2011; Lahav et al. 2017]. We do not provide their details here since they are rather expansive.

RDMA Semantics. Prior works on RDMA semantics include coreRMA [Dan et al. 2016] (which formalises RDMA over the SC memory model) and RDMA^{TSO} [Ambal et al. 2024], a more realistic formal model that is very close to the Verbs library [linux-rdma 2018], describing the behaviour of RDMA over TSO. These semantics are however low-level and are difficult for programmers to use directly, as illustrated by examples such as those in Fig. 2.

RDMA Libraries. Much prior work in RDMA focuses on *upper-level primitives*, e.g. consensus protocols [Aguilera et al. 2019, 2020; Izraelevitz et al. 2023; Jha et al. 2019; Poke and Hoefler 2015], distributed maps or databases [Alquraan et al. 2024; Barthels et al. 2015; Dragojević et al. 2014, 2015; Gavrielatos et al. 2020; Kalia et al. 2014; Li et al. 2023; Wang et al. 2022], graph processing [Wang et al. 2023a], distributed learning [Ren et al. 2017; Xue et al. 2019], stand-alone data structures [Brock et al. 2019; Devarajan et al. 2020], disaggregated scheduling [Ruan et al. 2023a,b] or file systems [Yang et al. 2019, 2020]. These works focus on the final application, rather than considering the programming model as its own, partitionable problem. As a result, the intermediate library between RDMA and the exported primitive is usually ad-hoc and tightly coupled to the application, or effectively non-existent. In general, these applied, specific, projects manage raw memory explicitly statically allocated to particular nodes, use ad-hoc atomicity and consistency mechanisms, and do not consider the possibility of primitive reuse. This design is not a fundamentally flawed approach, but it does raise the possibility of a better mechanism, which likely could underlie all the above solutions.

Some works have considered this intermediate layer explicitly, however, the general approach for this intermediate layer has been to encapsulate local and remote memory as *distributed shared memory*, that is, a flat, uniform, coherent, and consistent address space hiding the relaxed consistency and non-uniform performance of the underlying RDMA network. These works generally focus on transparently (or mostly-transparently [Ruan et al. 2020; Zhang et al. 2022]) porting existing shared memory applications. We argue that this technique, either with purely software-based virtualisation [Cai et al. 2018; Gouk et al. 2022; Ruan et al. 2020; Wang et al. 2020; Zhang et al. 2022], or by extending hardware [Calciu et al. 2021], is unlikely to gain traction because the performance will always be worse than an approach which takes into account the underlying memory network.

Other programming models have simply used RDMA to implement existing distributed system abstractions. For example, both MPI [Message Passing Interface Forum 2023] and NCCL [NVIDIA Corporation 2020] can use RDMA for inter-node communication. However, fundamentally, these are *message passing programming models* with explicit send and receive primitives. While MPI does support some remote memory accesses, this support is best seen as a zero-copy send/receive mechanism where synchronisation is either coarse-grained and inflexible, or simply nonexistent. While message-passing is well-suited for dataflow applications (e.g. machine learning and signal processing) and highly parallel scale-out workloads (e.g. physical simulation), it is less useful for workloads that exhibit data-dependent communication [Liu et al. 2021], such as transaction processing or graph computations. In these applications, cross-node synchronisation is unavoidable and unpredictable, so the ideal performance strategy shifts from simply avoiding synchronisation to minimising contention, accelerating synchronisation use, and reducing data movement.

Compared to prior art, LOCO aims to build composable, reusable, and performant primitives for complicated memory networks, suitable for irregular workloads. No such option currently exists in the literature.

Verification. Our proofs have followed the declarative style [Raad et al. 2019; Stefanescu et al. 2024] enabling modular verification. RDMA^{TSO} [Ambal et al. 2024] also includes an operational model, which could form a basis for a program logic (e.g., [Bila et al. 2022; Lahav et al. 2023]), ultimately enabling operational abstractions and proofs of refinement [Dalvandi and Dongol 2022]. Other modular approaches include modular proofs through separation logics [Jung et al. 2018],

but this additionally requires a separation logic encoding of the $\text{RDMA}^{\text{WAIT}}$ memory model (and an associated proof of soundness) before it can be applied to verify libraries such as LOCO. We consider operational proofs and those involving separation logic as a topic for future work.

Nagasamudram et al. [2024] have verified, in Rocq, key properties of a coordination service known as Derecho [Jha et al. 2018], which can be configured to run over RDMA. However, their proofs start with a very high-level model called a *shared-state table*, which is an array of shared variables (cf. Fig. 7). Unlike our work, these assumed shared state table semantics have not been connected to any formal RDMA semantics. In future work, it would be interesting to connect our work to middleware such as Derecho, ultimately leading to a fully verified RDMA application stack.

There is a rich literature of work around model checking under weak and persistent memory [Abdulla et al. 2023; Kokologiannakis and Vafeiadis 2021] including recent works that tackle refinement and linearisability [Golovin et al. 2025; Raad et al. 2024]. It would be interesting to know whether these techniques can be extended to support RDMA^{TSO} (and by extension $\text{RDMA}^{\text{WAIT}}$).

8 Conclusion

In this paper, we describe LOCO, a verified library for building composable and reusable objects in network memory and its associated proof system Mowgli. Our results show that LOCO can expose the full performance of underlying network memory to applications, while simultaneously easing proof burden.

Acknowledgments

This work was partially funded by industry partner Genuen, which provides hardware validation services using the harness described in Section B.2. Izraelevitz also privately contracted with this company to assist with commercialization efforts of this harness. Ambal is supported by the EPSRC grant EP/X037029/1 and Raad is supported by a UKRI fellowship MR/V024299/1, by the EPSRC grant EP/X037029/1, and by VeTSS. Dongol and Chockler are supported by EPSRC grants EP/Y036425/1, EP/X037142/1 and EP/X015149/1 and Royal Society grant IES\R1\221226. Dongol is additionally supported by EPSRC grant EP/V038915/1 and VeTSS. Vafeiadis is supported by ERC Consolidator Grant for the project “PERSIST” (grant agreement No. 101003349).

References

- [n. d.]. The CloudLab Manual: Hardware. ([n. d.]). <http://docs.cloudlab.us/hardware.html>.
- [n. d.]. RDMA core userspace libraries and daemons (rdma-core). ([n. d.]). <https://github.com/linux-rdma/rdma-core>.
- [n. d.]. Scythe. ([n. d.]). <https://github.com/PDS-Lab/Scythe>.
- [n. d.]. Sherman: A Write-Optimized Distributed B+Tree Index on Disaggregated Memory. ([n. d.]). <https://github.com/thustorage/Sherman>.
- [n. d.]. Yahoo! Cloud Serving Benchmark in C++. ([n. d.]). <https://github.com/basicthinker/YCSB-C>.
- 2014. *InfiniBand™ Architecture Specification Release 1.2.1 Annex A17: RoCEv2*. Technical Report Annex A17. InfiniBand™ Trade Association.
- Martin Abadi and Leslie Lamport. 1991. The Existence of Refinement Mappings. *Theor. Comput. Sci.* 82, 2 (1991), 253–284. [https://doi.org/10.1016/0304-3975\(91\)90224-P](https://doi.org/10.1016/0304-3975(91)90224-P)
- Parosh Aziz Abdulla, Mohamed Faouzi Atig, S. Krishna, Ashutosh Gupta, and Omkar Tuppe. 2023. Optimal Stateless Model Checking for Causal Consistency. In *Tools and Algorithms for the Construction and Analysis of Systems - 29th International Conference, TACAS 2023, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2023, Paris, France, April 22-27, 2023, Proceedings, Part I (Lecture Notes in Computer Science)*, Sriram Sankaranarayanan and Natasha Sharygina (Eds.), Vol. 13993. Springer, 105–125. https://doi.org/10.1007/978-3-031-30823-9_6
- Marcos K. Aguilera, Naama Ben-David, Rachid Guerraoui, Virendra Marathe, and Igor Zablotchi. 2019. The Impact of RDMA on Agreement. In *Proceedings of the 2019 ACM Symposium on Principles of Distributed Computing (PODC '19)*. Association for Computing Machinery, New York, NY, USA, 409–418. <https://doi.org/10.1145/3293611.3331601>
- Marcos K. Aguilera, Naama Ben-David, Rachid Guerraoui, Virendra J. Marathe, Athanasios Xygkis, and Igor Zablotchi. 2020. Microsecond Consensus for Microsecond Applications. In *14th USENIX Symposium on Operating Systems Design*

- and Implementation (OSDI'20). USENIX Association, 599–616. <https://www.usenix.org/conference/osdi20/presentation/aguilera>
- Jade Alglave, Luc Maranget, and Michael Tautschnig. 2014. Herding Cats: Modelling, Simulation, Testing, and Data Mining for Weak Memory. *ACM Trans. Program. Lang. Syst.* 36, 2 (2014), 7:1–7:74. <https://doi.org/10.1145/2627752>
- Ahmed Alquraan, Sreeharsha Udayashankar, Virendra Marathe, Bernardo Wong, and Samer Al-Kiswani. 2024. LoLKV: the logless, line the logless, linearizable, RDMA-based key-value storage system arizable, RDMA-based key-value storage system. In *Proceedings of the 21st USENIX Symposium on Networked Systems Design and Implementation (NSDI'24)*. USENIX Association, USA, Article 3, 14 pages.
- Guillaume Ambal, Brijesh Dongol, Hagga Eran, Vasileios Klimis, Ori Lahav, and Azalea Raad. 2024. Semantics of Remote Direct Memory Access: Operational and Declarative Models of RDMA on TSO Architectures. *Proc. ACM Program. Lang.* 8, OOPSLA2 (2024), 1982–2009. <https://doi.org/10.1145/3689781>
- Andrew W. Appel and Sandrine Blazy. 2007. Separation Logic for Small-Step cminor. In *Theorem Proving in Higher Order Logics, 20th International Conference, TPHOLS 2007, Kaiserslautern, Germany, September 10-13, 2007, Proceedings (Lecture Notes in Computer Science)*, Klaus Schneider and Jens Brandt (Eds.), Vol. 4732. Springer, 5–21. https://doi.org/10.1007/978-3-540-74591-4_3
- Claude Barthels, Simon Loesing, Gustavo Alonso, and Donald Kossmann. 2015. Rack-Scale In-Memory Join Processing using RDMA. In *Proceedings of the 2015 ACM SIGMOD International Conference on Management of Data (SIGMOD '15)*. Association for Computing Machinery, New York, NY, USA, 1463–1475. <https://doi.org/10.1145/2723372.2750547>
- Mark Batty, Scott Owens, Susmit Sarkar, Peter Sewell, and Tjark Weber. 2011. Mathematizing C++ concurrency. In *Proceedings of the 38th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL 2011, Austin, TX, USA, January 26-28, 2011*, Thomas Ball and Mooly Sagiv (Eds.). ACM, 55–66. <https://doi.org/10.1145/1926385.1926394>
- Eleni Vafeiadi Bila, Brijesh Dongol, Ori Lahav, Azalea Raad, and John Wickerson. 2022. View-Based Owicki–Gries Reasoning for Persistent x86-TSO. In *Programming Languages and Systems*, Ilya Sergey (Ed.). Springer International Publishing, Cham, 234–261.
- Benjamin Brock, Aydın Buluç, and Katherine Yelick. 2019. BCL: A Cross-Platform Distributed Data Structures Library. In *Proceedings of the 48th International Conference on Parallel Processing (ICPP '19)*. Association for Computing Machinery, New York, NY, USA, Article 102, 10 pages. <https://doi.org/10.1145/3337821.3337912>
- Qingchao Cai, Wentian Guo, Hao Zhang, Divyakant Agrawal, Gang Chen, Beng Chin Ooi, Kian-Lee Tan, Yong Meng Teo, and Sheng Wang. 2018. Efficient distributed memory management with RDMA and caching. *Proc. VLDB Endow.* 11, 11 (jul 2018), 1604–1617. <https://doi.org/10.14778/3236187.3236209>
- Irina Calciu, M. Talha Imran, Ivan Puddu, Sanidhya Kashyap, Hasan Al Maruf, Onur Mutlu, and Aasheesh Kolli. 2021. Rethinking software runtimes for disaggregated memory. In *Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '21)*. Association for Computing Machinery, New York, NY, USA, 79–92. <https://doi.org/10.1145/3445814.3446713>
- J. Bradley Chen, Anita Borg, and Norman P. Jouppi. 1992. A simulation based study of TLB performance. In *Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA '92)*. Association for Computing Machinery, New York, NY, USA, 114–123. <https://doi.org/10.1145/139669.139708>
- Luca Corradini, Dragan Maksimovic, Paolo Mattavelli, and Regan Zane. 2015. *Digital control of high-frequency switched-mode power converters*. John Wiley & Sons.
- Sadeh Dalvandi and Brijesh Dongol. 2022. Implementing and verifying release-acquire transactional memory in C11. *Proc. ACM Program. Lang.* 6, OOPSLA2 (2022), 1817–1844. <https://doi.org/10.1145/3563352>
- Andrei Marian Dan, Patrick Lam, Torsten Hoefler, and Martin Vechev. 2016. Modeling and Analysis of Remote Memory Access Programming. *SIGPLAN Not.* 51, 10 (oct 2016), 129–144. <https://doi.org/10.1145/3022671.2984033>
- Hariharan Devarajan, Anthony Kougkas, Keith Bateman, and Xian-He Sun. 2020. HCL: Distributing Parallel Data Structures in Extreme Scales. In *2020 IEEE International Conference on Cluster Computing (CLUSTER)*. 248–258. <https://doi.org/10.1109/CLUSTER49012.2020.00035>
- Brijesh Dongol, Radha Jagadeesan, James Riely, and Alasdair Armstrong. 2018. On abstraction and compositionality for weak-memory linearisability. In *Verification, Model Checking, and Abstract Interpretation - 19th International Conference, VMCAI 2018, Los Angeles, CA, USA, January 7-9, 2018, Proceedings (Lecture Notes in Computer Science)*, Isil Dillig and Jens Palsberg (Eds.), Vol. 10747. Springer, 183–204. https://doi.org/10.1007/978-3-319-73721-8_9
- Aleksandar Dragojević, Dushyanth Narayanan, Orion Hodson, and Miguel Castro. 2014. FaRM: Fast Remote Memory. In *Proceedings of the 11th USENIX Conference on Networked Systems Design and Implementation (NSDI'14)*. USENIX Association, Berkeley, CA, USA, 401–414. <http://dl.acm.org/citation.cfm?id=2616448.2616486>
- Aleksandar Dragojević, Dushyanth Narayanan, Edmund B. Nightingale, Matthew Renzelmann, Alex Shamis, Anirudh Badam, and Miguel Castro. 2015. No Compromises: Distributed Transactions with Consistency, Availability, and Performance. In *Proceedings of the 25th Symposium on Operating Systems Principles (SOSP '15)*. ACM, New York, NY, USA, 54–70. <https://doi.org/10.1145/2815400.2815425>

- Shaked Flur, Kathryn E. Gray, Christopher Pulte, Susmit Sarkar, Ali Sezgin, Luc Maranget, Will Deacon, and Peter Sewell. 2016. Modelling the ARMv8 architecture, operationally: concurrency and ISA. In *Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL 2016, St. Petersburg, FL, USA, January 20 - 22, 2016*, Rastislav Bodik and Rupak Majumdar (Eds.). ACM, 608–621. <https://doi.org/10.1145/2837614.2837615>
- Edgar Gabriel, Graham E. Fagg, George Bosilca, Thara Angskun, Jack J. Dongarra, Jeffrey M. Squyres, Vishal Sahay, Prabhanjan Kambadur, Brian Barrett, Andrew Lumsdaine, Ralph H. Castain, David J. Daniel, Richard L. Graham, and Timothy S. Woodall. 2004. Open MPI: Goals, Concept, and Design of a Next Generation MPI Implementation. In *Proceedings, 11th European PVM/MPI Users' Group Meeting*. Budapest, Hungary, 97–104.
- Adithya Gangidi, Rui Miao, Shengbao Zheng, Sai Jayesh Bondu, Guilherme Goes, Hany Morsy, Rohit Puri, Mohammad Riftadi, Ashmitha Jeevaraj Shetty, Jingyi Yang, et al. 2024. Rdma over ethernet for distributed training at meta scale. In *Proceedings of the ACM SIGCOMM 2024 Conference*. 57–70.
- Vasilis Gavrielatos, Antonios Katsarakis, Vijay Nagarajan, Boris Grot, and Arpit Joshi. 2020. Kite: efficient and available release consistency for the datacenter. In *Proceedings of the 25th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP '20)*. Association for Computing Machinery, New York, NY, USA, 1–16. <https://doi.org/10.1145/3332466.3374516>
- Pavel Golovin, Michalis Kokologiannakis, and Viktor Vafeiadis. 2025. RELINCHE: Automatically Checking Linearizability under Relaxed Memory Consistency. *Proc. ACM Program. Lang.* 9, POPL (2025), 2090–2117. <https://doi.org/10.1145/3704906>
- Donghyun Gouk, Sangwon Lee, Miryeong Kwon, and Myoungsoo Jung. 2022. Direct Access, High-Performance Memory Disaggregation with DirectCXL. In *2022 USENIX Annual Technical Conference (USENIX ATC 22)*. USENIX Association, Carlsbad, CA, 287–294. <https://www.usenix.org/conference/atc22/presentation/gouk>
- Richard L. Graham, Timothy S. Woodall, and Jeffrey M. Squyres. 2006. Open MPI: A flexible high performance MPI. In *Parallel Processing and Applied Mathematics: 6th International Conference, PPAM 2005, Poznań, Poland, September 11-14, 2005, Revised Selected Papers 6*. Springer, 228–239.
- R. Gupta, V. Tipparaju, J. Nieplocha, and D. Panda. 2002. Efficient barrier using remote memory operations on VIA-based clusters. In *Proceedings. IEEE International Conference on Cluster Computing*. 83–90. <https://doi.org/10.1109/CLUSTER.2002.1137732>
- Danny Hendler, Itai Incze, Nir Shavit, and Moran Tzafrir. 2010. Flat Combining and the Synchronization-Parallelism Tradeoff. In *Proceedings of the 22nd ACM Symposium on Parallelism in Algorithms and Architectures (SPAA '10)*. Santorini, Greece, 355–364.
- Maurice Herlihy and Jeannette M. Wing. 1990a. Linearizability: A Correctness Condition for Concurrent Objects. *ACM Trans. Program. Lang. Syst.* 12, 3 (1990), 463–492. <https://doi.org/10.1145/78969.78972>
- Maurice P. Herlihy and Jeannette M. Wing. 1990b. Linearizability: A Correctness Condition for Concurrent Objects. *ACM Transactions on Programming Languages and Systems* 12, 3 (July 1990), 463–492.
- George Hodgkins, Mark Madler, and Joseph Izraelevitz. 2025. LOCO: Rethinking Objects for Network Memory. (2025). arXiv:cs.DC/2503.19270 <https://arxiv.org/abs/2503.19270>
- Joseph Izraelevitz, Gaukas Wang, Rhett Hanscom, Kayli Silvers, Tamara Silbergleit Lehman, Gregory Chockler, and Alexey Gotsman. 2023. Acuerdo: Fast Atomic Broadcast over RDMA. In *Proceedings of the 51st International Conference on Parallel Processing (ICPP '22)*. Association for Computing Machinery, New York, NY, USA, Article 59, 11 pages. <https://doi.org/10.1145/3545008.3545041>
- Sagar Jha, Jonathan Behrens, Theo Gkountouvas, Matthew Milano, Weijia Song, Edward Tremel, Robbert Van Renesse, Sydney Zink, and Kenneth P. Birman. 2019. Derecho: Fast State Machine Replication for Cloud Services. *ACM Trans. Comput. Syst.* 36, 2, Article 4 (April 2019), 49 pages. <https://doi.org/10.1145/3302258>
- Sagar Jha, Jonathan Behrens, Theo Gkountouvas, Mae Milano, Weijia Song, Edward Tremel, Robbert van Renesse, Sydney Zink, and Kenneth P. Birman. 2018. Derecho: Fast State Machine Replication for Cloud Services. *ACM Trans. Comput. Syst.* 36, 2 (2018), 4:1–4:49. <https://doi.org/10.1145/3302258>
- Sagar Jha, Jonathan Behrens, Theo Gkountouvas, Matthew Milano, Weijia Song, Edward Tremel, Sydney Zink, Ken Birman, and Robbert Van Renesse. 2017. Building Smart Memories and High-speed Cloud Services for the Internet of Things with Derecho. In *Proceedings of the 2017 Symposium on Cloud Computing (SoCC '17)*. ACM, New York, NY, USA, 632–632. <https://doi.org/10.1145/3127479.3134597> Extended version available from www.cs.cornell.edu/ken/derecho-tocs.pdf
- Ralf Jung, Robbert Krebbers, Jacques-Henri Jourdan, Ales Bizjak, Lars Birkedal, and Derek Dreyer. 2018. Iris from the ground up: A modular foundation for higher-order concurrent separation logic. *J. Funct. Program.* 28 (2018), e20. <https://doi.org/10.1017/S0956796818000151>
- Anuj Kalia, Michael Kaminsky, and David G. Andersen. 2014. Using RDMA Efficiently for Key-value Services. In *Proceedings of the 2014 ACM Conference on SIGCOMM (SIGCOMM '14)*. ACM, New York, NY, USA, 295–306. <https://doi.org/10.1145/2619239.2626299>
- Stefanos Kaxiras, David Klaftenegger, Magnus Norgren, Alberto Ros, and Konstantinos Sagonas. 2015. Turning Centralized Coherence and Distributed Critical-Section Execution on their Head: A New Approach for Scalable Distributed Shared

- Memory. In *Proceedings of the 24th International Symposium on High-Performance Parallel and Distributed Computing (HPDC '15)*. Association for Computing Machinery, New York, NY, USA, 3–14. <https://doi.org/10.1145/2749246.2749250>
- Pete Keleher, Alan L. Cox, Sandhya Dwarkadas, and Willy Zwaenepoel. 1994. TreadMarks: distributed shared memory on standard workstations and operating systems. In *Proceedings of the USENIX Winter 1994 Technical Conference on USENIX Winter 1994 Technical Conference (WTEC'94)*. USENIX Association, USA, 10.
- Michalis Kokologiannakis and Viktor Vafeiadis. 2021. GenMC: A Model Checker for Weak Memory Models. In *Computer Aided Verification - 33rd International Conference, CAV 2021, Virtual Event, July 20-23, 2021, Proceedings, Part I (Lecture Notes in Computer Science)*, Alexandra Silva and K. Rustan M. Leino (Eds.), Vol. 12759. Springer, 427–440. https://doi.org/10.1007/978-3-030-81685-8_20
- Xinhao Kong, Jingrong Chen, Wei Bai, Yechen Xu, Mahmoud Elhaddad, Shachar Raindel, Jitendra Padhye, Alvin R Lebeck, and Danyang Zhuo. 2023. Understanding {RDMA} microarchitecture resources for performance isolation. In *20th USENIX Symposium on Networked Systems Design and Implementation (NSDI 23)*. 31–48.
- Ori Lahav, Brijesh Dongol, and Heike Wehrheim. 2023. Rely-Guarantee Reasoning for Causally Consistent Shared Memory. In *Computer Aided Verification - 35th International Conference, CAV 2023, Paris, France, July 17-22, 2023, Proceedings, Part I (Lecture Notes in Computer Science)*, Constantin Enea and Akash Lal (Eds.), Vol. 13964. Springer, 206–229. https://doi.org/10.1007/978-3-031-37706-8_11
- Ori Lahav, Viktor Vafeiadis, Jeehoon Kang, Chung-Kil Hur, and Derek Dreyer. 2017. Repairing sequential consistency in C/C++11. In *Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2017, Barcelona, Spain, June 18-23, 2017*, Albert Cohen and Martin T. Vechev (Eds.). ACM, 618–632. <https://doi.org/10.1145/3062341.3062352>
- Pengfei Li, Yu Hua, Pengfei Zuo, Zhangyu Chen, and Jiajie Sheng. 2023. ROLEX: A Scalable RDMA-oriented Learned Key-Value Store for Disaggregated Memory Systems. In *21st USENIX Conference on File and Storage Technologies (FAST 23)*. USENIX Association, Santa Clara, CA, 99–114. <https://www.usenix.org/conference/fast23/presentation/li-pengfei>
- linux-rdma. 2018. RDMA core. (2018). <https://github.com/linux-rdma/rdma-core/> (Accessed: Jul. 2025).
- Feilong Liu, Claude Barthels, Spyros Blanas, Hideaki Kimura, and Garret Swart. 2021. Beyond MPI: New Communication Interfaces for Database Systems and Data-Intensive Applications. *SIGMOD Rec.* 49, 4 (March 2021), 12–17. <https://doi.org/10.1145/3456859.3456862>
- Xu Liu and John Mellor-Crummey. 2014. A tool to analyze the performance of multithreaded programs on NUMA architectures. In *Proceedings of the 19th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP '14)*. Association for Computing Machinery, New York, NY, USA, 259–272. <https://doi.org/10.1145/2555243.2555271>
- Redis Ltd. 2021. Redis v6.0.16. (2021). <https://github.com/redis/redis/releases/tag/6.0.16>.
- Redis Ltd. 2024. Memtier v2.1.2. (2024). https://github.com/RedisLabs/memtier_benchmark/releases/tag/2.1.2.
- Kai Lu, Siqi Zhao, Haikang Shan, Qiang Wei, Guokuan Li, Jiguang Wan, Ting Yao, Huatao Wu, and Daohui Wang. 2024. Scythe: A Low-latency RDMA-enabled Distributed Transaction System for Disaggregated Memory. *ACM Trans. Archit. Code Optim.* 21, 3, Article 57 (Sept. 2024), 26 pages. <https://doi.org/10.1145/3666004>
- Yuanwei Lu, Guo Chen, Bojie Li, Kun Tan, Yongqiang Xiong, Peng Cheng, Jiansong Zhang, Enhong Chen, and Thomas Moscibroda. 2018. {Multi-Path} transport for {RDMA} in datacenters. In *15th USENIX symposium on networked systems design and implementation (NSDI 18)*. 357–371.
- Zoltan Majo and Thomas R. Gross. 2017. A Library for Portable and Composible Data Locality Optimizations for NUMA Systems. *ACM Trans. Parallel Comput.* 3, 4, Article 20 (mar 2017), 32 pages. <https://doi.org/10.1145/3040222>
- Message Passing Interface Forum. 2023. MPI: A Message-Passing Interface Standard Version 4.1. <https://www.mpi-forum.org/docs/mpi-4.1/mpi41-report.pdf>
- Adam Morrison and Yehuda Afek. 2013. Fast Concurrent Queues for x86 Processors. In *Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP '13)*. ACM, New York, NY, USA, 103–112. <https://doi.org/10.1145/2442516.2442527>
- Ramana Nagasamudram, Lennart Beringer, Ken Birman, Mae Milano, and David A. Naumann. 2024. Verifying a C Implementation of Derecho's Coordination Mechanism Using VST and Coq. In *NASA Formal Methods - 16th International Symposium, NFM 2024, Moffett Field, CA, USA, June 4-6, 2024, Proceedings (Lecture Notes in Computer Science)*, Nathaniel Benz, Divya Gopinath, and Nija Shi (Eds.), Vol. 14627. Springer, 99–117. https://doi.org/10.1007/978-3-031-60698-4_6
- J. Nieplocha, R.J. Harrison, and R.J. Littlefield. 1994. Global Arrays: a portable "shared-memory" programming model for distributed memory computers. In *Supercomputing '94: Proceedings of the 1994 ACM/IEEE Conference on Supercomputing*. 340–349. <https://doi.org/10.1109/SUPERC.1994.344297>
- NVIDIA Corporation. 2020. NVIDIA Collective Communication Library (NCCL) Documentation. (2020). <https://docs.nvidia.com/deeplearning/nccl/user-guide/docs/index.html>
- Scott Owens, Susmit Sarkar, and Peter Sewell. 2009. A Better x86 Memory Model: x86-TSO. In *Theorem Proving in Higher Order Logics, 22nd International Conference, TPHOLs 2009, Munich, Germany, August 17-20, 2009. Proceedings (Lecture Notes in Computer Science)*, Stefan Berghofer, Tobias Nipkow, Christian Urban, and Makarius Wenzel (Eds.), Vol. 5674.

- Springer, 391–407. https://doi.org/10.1007/978-3-642-03359-9_27
- Geoff Pike and Jyrki Alakuijala. [n. d.]. Introducing CityHash. ([n. d.]). <https://opensource.googleblog.com/2011/04/introducing-cityhash.html>.
- Marius Poke and Torsten Hoefler. 2015. DARE: High-Performance State Machine Replication on RDMA Networks. In *Proceedings of the 24th International Symposium on High-Performance Parallel and Distributed Computing (HPDC '15)*. ACM, New York, NY, USA, 107–118. <https://doi.org/10.1145/2749246.2749267>
- Azalea Raad, Marko Doko, Lovro Rozic, Ori Lahav, and Viktor Vafeiadis. 2019. On library correctness under weak memory consistency: specifying and verifying concurrent libraries under declarative consistency models. *Proc. ACM Program. Lang.* 3, POPL (2019), 68:1–68:31. <https://doi.org/10.1145/3290381>
- Azalea Raad, Ori Lahav, John Wickerson, Piotr Balcer, and Brijesh Dongol. 2024. Intel PMDK Transactions: Specification, Validation and Concurrency. In *Programming Languages and Systems - 33rd European Symposium on Programming, ESOP 2024, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2024, Luxembourg City, Luxembourg, April 6–11, 2024, Proceedings, Part II (Lecture Notes in Computer Science)*, Stephanie Weirich (Ed.), Vol. 14577. Springer, 150–179. https://doi.org/10.1007/978-3-031-57267-8_6
- R. Recio, B. Metzler, P. Culley, J. Hilland, and D. Garcia. 2007. *A Remote Direct Memory Access Protocol Specification*. Technical Report RFC 5040. Internet Engineering Task Force.
- Yufei Ren, Kingbo Wu, Li Zhang, Yandong Wang, Wei Zhang, Zijun Wang, Michel Hack, and Song Jiang. 2017. iRDMA: Efficient Use of RDMA in Distributed Deep Learning Systems. In *2017 IEEE 19th International Conference on High Performance Computing and Communications; IEEE 15th International Conference on Smart City; IEEE 3rd International Conference on Data Science and Systems (HPCC/SmartCity/DSS)*. 231–238. <https://doi.org/10.1109/HPCC-SmartCity-DSS.2017.30>
- Zhenyuan Ruan, Shihang Li, Kaiyan Fan, Marcos K. Aguilera, Adam Belay, Seo Jin Park, and Malte Schwarzkopf. 2023a. Unleashing True Utility Computing with Quicksand. In *Proceedings of the 19th Workshop on Hot Topics in Operating Systems (HOTOS '23)*. Association for Computing Machinery, New York, NY, USA, 196–205. <https://doi.org/10.1145/3593856.3595893>
- Zhenyuan Ruan, Seo Jin Park, Marcos K. Aguilera, Adam Belay, and Malte Schwarzkopf. 2023b. Nu: Achieving Microsecond-Scale Resource Fungibility with Logical Processes. In *20th USENIX Symposium on Networked Systems Design and Implementation (NSDI 23)*. USENIX Association, Boston, MA, 1409–1427. <https://www.usenix.org/conference/nsdi23/presentation/ruan>
- Zhenyuan Ruan, Malte Schwarzkopf, Marcos K. Aguilera, and Adam Belay. 2020. AIFM: High-Performance, Application-Integrated Far Memory. In *14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)*. USENIX Association, 315–332. <https://www.usenix.org/conference/osdi20/presentation/ruan>
- Léo Stefanescu, Azalea Raad, and Viktor Vafeiadis. 2024. Specifying and Verifying Persistent Libraries. In *Programming Languages and Systems - 33rd European Symposium on Programming, ESOP 2024, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2024, Luxembourg City, Luxembourg, April 6–11, 2024, Proceedings, Part II (Lecture Notes in Computer Science)*, Stephanie Weirich (Ed.), Vol. 14577. Springer, 185–211. https://doi.org/10.1007/978-3-031-57267-8_8
- Lingjia Tang, Jason Mars, Xiao Zhang, Robert Hagmann, Robert Hundt, and Eric Tune. 2013. Optimizing Google’s warehouse scale computers: The NUMA experience. In *2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)*. 188–197. <https://doi.org/10.1109/HPCA.2013.6522318>
- Chenxi Wang, Haoran Ma, Shi Liu, Yuanqi Li, Zhenyuan Ruan, Khanh Nguyen, Michael D. Bond, Ravi Netravali, Miryung Kim, and Guoqing Harry Xu. 2020. Semeru: A Memory-Disaggregated Managed Runtime. In *14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)*. USENIX Association, 261–280. <https://www.usenix.org/conference/osdi20/presentation/wang>
- Jing Wang, Chao Li, Yibo Liu, Taolei Wang, Junyi Mei, Lu Zhang, Pengyu Wang, and Minyi Guo. 2023a. Fargraph+: Excavating the parallelism of graph processing workload on RDMA-based far memory system. *J. Parallel and Distrib. Comput.* 177 (2023), 144–159. <https://doi.org/10.1016/j.jpdc.2023.02.015>
- Qing Wang, Youyou Lu, and Jiwu Shu. 2022. Sherman: A Write-Optimized Distributed B+Tree Index on Disaggregated Memory. In *Proceedings of the 2022 International Conference on Management of Data (SIGMOD '22)*. Association for Computing Machinery, New York, NY, USA, 1033–1048. <https://doi.org/10.1145/3514221.3517824>
- Zilong Wang, Layong Luo, Qingsong Ning, Chaoliang Zeng, Wenxue Li, Xinchun Wan, Peng Xie, Tao Feng, Ke Cheng, Xiongfei Geng, et al. 2023b. {SRNIC}: A scalable architecture for {RDMA}{NICs}. In *20th USENIX Symposium on Networked Systems Design and Implementation (NSDI 23)*. 1–14.
- Jilong Xue, Youshan Miao, Cheng Chen, Ming Wu, Lintao Zhang, and Lidong Zhou. 2019. Fast Distributed Deep Learning over RDMA. In *Proceedings of the Fourteenth EuroSys Conference 2019 (EuroSys '19)*. Association for Computing Machinery, New York, NY, USA, Article 44, 14 pages. <https://doi.org/10.1145/3302424.3303975>

- Jian Yang, Joseph Izraelevitz, and Steven Swanson. 2019. Orion: A Distributed File System for Non-Volatile Main Memories and RDMA-Capable Networks. In *17th USENIX Conference on File and Storage Technologies (FAST '19)*. USENIX Association.
- Jian Yang, Joseph Izraelevitz, and Steven Swanson. 2020. FileMR: Rethinking RDMA Networking for Scalable Persistent Memory. In *Proceedings of the 17th USENIX Conference on Networked Systems Design and Implementation (NSDI'20)*. USENIX Association.
- Qizhen Zhang, Xinyi Chen, Sidharth Sankhe, Zhilei Zheng, Ke Zhong, Sebastian Angel, Ang Chen, Vincent Liu, and Boon Thau Loo. 2022. Optimizing Data-intensive Systems in Disaggregated Data Centers with TELEPORT. In *Proceedings of the 2022 International Conference on Management of Data (SIGMOD '22)*. Association for Computing Machinery, New York, NY, USA, 1345–1359. <https://doi.org/10.1145/3514221.3517856>
- Yili Zheng, Amir Kamil, Michael B. Driscoll, Hongzhang Shan, and Katherine Yelick. 2014. UPC++: A PGAS Extension for C++. In *2014 IEEE 28th International Parallel and Distributed Processing Symposium*. 1105–1114. <https://doi.org/10.1109/IPDPS.2014.115>
- Yibo Zhu, Hagga Eran, Daniel Firestone, Chuanxiong Guo, Marina Lipshteyn, Yehonatan Liron, Jitendra Padhye, Shachar Raindel, Mohamad Haj Yahia, and Ming Zhang. 2015. Congestion control for large-scale RDMA deployments. *ACM SIGCOMM Computer Communication Review* 45, 4 (2015), 523–536.

A Further Details of LOCO's Design

Our Library of Composable Objects (LOCO) is functionally an extension of the normal shared memory programming model, that is, an object-oriented paradigm, onto the weak memory network of RDMA. LOCO provides the ability to encapsulate network memory access within special objects, which we call *channels*. Channels are similar to traditional shared memory objects, in that they export methods, control their own memory and members, and manage their synchronisation. However, unlike traditional shared memory objects, a single channel may use memory across multiple nodes, including both network-accessible memory and private local memory. Examples of some channel types (classes) in LOCO include cross-node mutexes, barriers, queues, and maps.

A.1 Channel Overview

A LOCO application will usually consist of many channels (objects) of many different channel types (classes). In addition, each channel can itself instantiate member sub-channels (for instance, a key-value store might include several mutexes as sub-channels to synchronise access to its contents). We argue that such a system of channels makes it significantly easier to develop applications on network memory, without sacrificing performance.

Figure 18a shows our implementation of a barrier channel, based on [Gupta et al. 2002], using a SST sub-channel. As with a traditional shared memory barrier, it is used to synchronise all participants at a certain point in execution. For each use of the barrier, participants increment their local, private, count variable, then broadcast the new value to others using their register in the SST. They then wait locally to leave the barrier until all participants have a count in the SST not less than their own.

A.2 Channel Setup

Figure 18b shows a complete example LOCO application: a microbenchmark which repeatedly waits on the barrier (Line 59) and measures its latency. At line 54, we construct the manager object from a set of (ID, hostname) pairs. The manager establishes connections with peers and mediates access to per-node resources: peer connections, a shared completion queue, and network-accessible memory.

The manager is then used to construct channel endpoints, in this case the barrier and its sub-channels (Line 55). Note that the barrier has a name "bar", which must match the name of the remote barrier endpoints to complete the connection. We use a '/' character to denote a sub-channel relationship (e.g., the full name of the SST in the barrier object is "bar/sst", with component owned_variables named "bar/sst/ov0" etc.), and a '.' character to denote a component memory region.

When a channel endpoint is constructed, it initialises its local state including subchannels, creates local memory regions, and indicates by name what memory regions it expects other participants to provide. Then, it sends a *join* message (Line 45) to each peer with the channel name and the list of memory regions it expects that peer to provide.

When a peer receives a join message, it first checks if a channel endpoint with the same name exists locally, and ignores the message if not (in other words, peers may not participate in all channels). If it finds a matching endpoint, it verifies its allocated memory regions match those requested, and returns a *connect* message containing metadata necessary to access the requested regions. Channels can also register callbacks which run when join and/or connect messages are received; these are used to create per-participant sub-channels or memory regions.

```

19 class barrier : public loco::channel {
20     unsigned count, num_nodes;
21     loco::sst_var<unsigned> sst;
22     public:
23     void waiting() {
24         // complete all outstanding RDMA
25         // operations
26         mgr().fence();
27         count++; // increment our counter
28         sst.store_mine(count);
29         sst.push_broadcast(); //and push
30         bool waiting = true;
31         while(waiting){ // wait for others
32             waiting = false; // to match
33             for (auto& row : sst) {
34                 if (row.load() < count){
35                     waiting = true;
36                     break;}
37             }
38         }
39     barrier(channel* parent,
40             string name, manager& cm, int num):
41         channel(parent, name, cm,
42                 channel::expect_num(num-1)),
43         sst(this, "sst", cm){
44         count=0; num_nodes=num;
45         channel::join();
46     }
47 };

```

(a) Complete C++ code for the network barrier, a simple channel object.

```

48 int main(int argc, char** argv) {
49     map<uint32_t, string> hosts;
50     int node_id, num_nodes;
51     loco::parse_hosts(&hosts,
52                     &node_id, &num_nodes, argv[1]);
53     vector<timespec> lats;
54     loco::manager cm(ip_addrs, node_id);
55     loco::barrier bar("bar", cm,
56                     num_nodes);
57     cm.wait_for_ready();
58     for(int i=0; i<TEST_ITERS; ++i){
59         timespec t0 = clock_now();
60         bar.waiting();
61         timespec t1 = clock_now();
62         lats.push_back(t1 - t0);
63     }
64     cout<<"Avg_latency:"<<
65         accumulate(lats.begin(),
66                 lats.end(), 0.0)/lats.size();
67 }

```

(b) A simple (complete) LOCO application measuring barrier latency.

Fig. 18. LOCO barrier code




Fig. 19. Throughput of single-lock and transactions in OpenMPI and LOCO.

B Further LOCO-based Applications

B.1 Transactional Locking

In this section, we compare the performance of LOCO to the RDMA APIs provided by OpenMPI [Gabriel et al. 2004] on tasks involving contended synchronisation. We compare against OpenMPI version 5.0.5, using RoCE support provided by the PML/UCX backend. Results for both benchmarks are shown in Figure 19 (geomean of five 20-second runs).

First, we measured the throughput of a contended single-lock critical section (lock-protected read-modify-write) at different node counts, with one rank/thread per node. Here, OpenMPI has a consistent advantage, likely due to extensive optimisation and a more managed environment.

Then, we measured the throughput of a transactional critical section, which acquires the locks corresponding to two different accounts (array entries), and transfers a randomly generated amount between them. We use 100 million accounts. For intra-node scaling, LOCO creates multiple threads,




Fig. 20. Schematic of the system modeled by the `power_controller` channel. Solid arrows represent LOCO owned_vars, and dashed arrows represent electrical connections. d_N represents the duty cycle parameter used to control converter N, and V_N represents the output voltage at converter N.

while OpenMPI creates separate ranks (MPI processes), due to MPI's limited support for multi-threading within a rank.

For LOCO, we create an array of `atomic_vars` holding account values, striped across participants. For OpenMPI, we distribute the accounts across 341 windows (symmetrically allocated regions of remote memory, each associated with a single lock per rank); 341 is the maximum supported. To ensure a fair comparison, LOCO uses at most 341 locks per thread.

LOCO outperforms OpenMPI on transactional locking, despite the fact that we use an equal number of locks and their lock performs better in isolation. We believe this is due to the tight coupling between memory windows and locks in MPI: windows likely have a one-to-one correspondence with RDMA memory regions in the backend, and performing operations on many small memory regions is slower than large ones due to NIC caching structures [Kong et al. 2023]. LOCO avoids this penalty by disassociating regions and locks in its object system, while also merging regions into 1 GB huge pages in the backend.

B.2 Distributed DC/DC Converter System

As an additional application of LOCO, we implemented a model of a hardware control loop which exploits its low latency.

B.2.1 System Design. An additional application channel we have implemented is the `power_controller`, a real-time simulation of a distributed DC/DC converter system controlled by a discrete-time control loop [Corradini et al. 2015]. The simulation (Figure 20) consists of a single machine which acts as a *controller*, and an arbitrary number of machines simulating the physical characteristics of a *converter*. The role of the controller is to regulate the duty cycles (d) of the converters, which are supplied with a steady input DC voltage, to produce a target output voltage (V_{ref}). The converters return voltage values (V) which are used to calculate the next setting of their duty cycles, closing the control loop.

The `power_controller` channel consists of two arrays of owned_vars representing the duty cycle (owned by the controller) and output voltage (owned by the converter) for each converter. The participating machines run fixed-time loops: each loop iteration at a converter calculates a new simulated V and pushes it to the controller, while each iteration at the controller calculates a new d for all controllers based on their most recent d and V values. The overall output voltage of the system at each step (as seen by the controller) is the sum of all converters' most recent output voltage.




Fig. 21. Output voltage for the DC/DC converter simulation at various control loop frequencies.

Network memory is a good fit for this application because it is highly sensitive to network latency; with the parameters we have chosen, the output will only converge if latency of the control and feedback messages is consistently less than $40\ \mu\text{s}$. This requirement would be difficult to meet with traditional message-passing protocols: while a protocol such as UDP can easily achieve this latency on an uncontended network, it would be difficult to manage the scheduling jitter, copying, and cache contention in the software network protocol stack.

An extension of this control loop harness was developed in LOCO for validating hardware components such as the power controller and converters within partially simulated environments (hardware-in-loop testing). The system is currently in beta testing for production use, with expected commercial release later this year.

B.2.2 Evaluation. To evaluate whether LOCO meets the latency requirements of this system, we instantiated a cluster with one controller and 20 converters and measured the output voltage over time at various loop periods. The effect of changing the loop period is to simulate higher link latency, since we cannot increase the latency of the RDMA link. The loop period at the converters is fixed at $10\ \mu\text{s}$ to approximate the continuous nature of their transfer function. We ran each simulation for 5 seconds.

The system parameters are selected to maintain a stable output voltage with a controller loop period of $40\ \mu\text{s}$ or lower. The increasing instability in the output resulting from increasing the loop period past this value is clearly visible in Figure 21. The series with period greater than $40\ \mu\text{s}$ also exhibit large transients at simulation start. These are mostly invisible on the plots due to their brief duration, but would be unacceptable in a real system.

C LOCO Backend

In this section, we briefly describe key features of the LOCO RDMA backend, which we have tuned extensively to expose the full performance of RDMA to LOCO applications (Section 6.2).

The LOCO backend uses the `libibverbs` library for RDMA communication, and the `librdmacm` library to manage RDMA connections. Both of these libraries are components of the Linux `rdma` – core project [rdm [n. d.]]. LOCO currently supports only RoCE [rdm 2014] as a link layer, although the only element missing for InfiniBand support is an implementation of the connection procedure. The current design assumes a reliable, static network of IP-addressable peers specified at application startup (the `hostnames` map declared at line 50 of Figure 18b).




Fig. 22. Initiating and monitoring the progress of an RDMA operation in LOCO. If the application does not monitor the progress of the operation by registering the WRIDs returned in step 4 with an `ack_key` (step 5), then steps 7 and 8 do not occur. In addition, if the operation is already complete before the `ack_key` is registered (step 6 occurs before step 5), the WRIDs will not be inserted into the `ack_key`'s internal set, and step 7 will not occur.

C.1 RDMA Operations and Completions

The most optimized portion of the backend is support for initiating RDMA operations and monitoring their progress, shown in Figure 22.

C.1.1 Initiating Operations. Applications submit operations to the backend using an `rdma_op` object which describes an operation, the relevant local memory, and one or more remote targets for the operation (in the case of writes; reads and atomics are semantically restricted to a single target). Encapsulating this information in a structure allows channels which are used to perform the same operation repeatedly (e.g. the rows of the SST used in the barrier) to memoize the operation description and simply pass the same object to the backend each time a new operation is initiated.

To reduce contention in multi-threaded applications, we create a new queue pair (QP) for each thread performing RDMA operations. These QPs are allocated “lazily,” that is, they are created the first time that a thread calls into the backend to perform an operation. Using multiple QPs means that operations from different threads are not ordered with respect to each other, as described in Section C.2.

C.1.2 Monitoring Operation Progress. As mentioned above, Once an operation is posted to a QP, the backend returns a bitset to the user representing one or more Work Request IDs (WRIDs), 64-bit integers attached to individual RDMA operations to identify them throughout their lifetime. We use a single libibverbs completion queue (CQ), monitored by a dedicated *polling thread*, to track the status of outstanding operations.

WRIDs increase monotonically and are shared across the local node. The tail index of the queue tracks the oldest outstanding WRID, and the head tracks the most recently allocated WRID. WRIDs are mapped to slots in the WRID window by calculating `wrid % WINDOW_SIZE`. New WRIDs are allocated by performing an atomic fetch-and-add on the head index of the window. If some operations corresponding to the allocated slots are still outstanding from the previous “lap” (i.e., if $(\text{head} - \text{tail}) > \text{WINDOW_SIZE}$), the allocator blocks until those operations complete. We found

that, as long as the window is sufficiently large (our evaluation uses 64K slots), this blocking only occurs if the thread count exceeds the hardware core count, likely due to the polling thread being descheduled by the OS.

The polling thread dequeues batches of completed operations from the CQ, and, after checking for errors, applies them to the WRID window. Each slot corresponding to a WRID in the batch is marked complete, as described below. In addition, if the batch contains the operation corresponding to the tail, the polling thread finds the new oldest outstanding operation, and updates the tail to point to that slot.

If the application wishes to monitor the progress of some RDMA operations, it creates an `ack_key` object and “attaches” it to the WRIDs for those operations. The `ack_key` contains a WRID bitset supporting atomic insertion and removal. When the `ack_key` is created, it accesses the WRID window to determine the status of each WRID in the input set. If the tail is greater than a given WRID, or if the slot for that WRID is already marked complete, the `ack_key` takes no action, avoiding any ordering requirement between an operation completing and registering it with an `ack_key`. Otherwise, the `ack_key` appends a pointer to itself to the queue slot, and inserts the WRID into its internal bitset.

When the polling thread marks a slot complete, it iterates over the attached list of `ack_key`s and clears the bit corresponding to that slot’s WRID in each one’s internal bitset. This is done atomically with respect to the registration process described above. Thus, on the application side, checking whether the operations attached to an `ack_key` are complete simply consists of checking whether the internal bitset is all zeroes, avoiding any explicit synchronization with the polling thread.

C.2 Fences and Memory Ordering

RDMA’s specification of memory ordering is weak and unintuitive. To resolve these issues, we adopt the solution suggested by the specification: completion of a read operation guarantees that all earlier writes on that QP have been both completed and placed, meaning that any read acts as a global visibility fence for a given QP [Recio et al. 2007].

LOCO provides the option to add such a fence to any RDMA operation by appending a zero-length read, although it is only necessary when the application needs to wait until a write is globally visible, for instance when performing a write followed by a mutex release. If a fence is requested, it “takes over” the WRID of the fenced operation, and we do not request a completion for the fenced operation, making the fence transparent to the `ack_key` mechanism.

C.3 Local Scalability

LOCO implements multiple features aimed at increasing the scalability of performing RDMA operations across multiple local threads. First, each thread in a LOCO application uses a private set of Queue Pairs (one RDMA communication channel per peer), to avoid unnecessary synchronisation when multiple threads perform RDMA operations simultaneously. Second, all completions are delivered to a single completion queue, which is monitored by a dedicated *polling thread*, in order to avoid contention on the completion queue.

Application code can monitor the progress of one or more operations by registering an `ack_key` object (modelled as work identifiers “*d*”) with the polling thread, which provides APIs for polling and waiting on completion of the operation. Internally, the `ack_key` is a lock-free bitset with bits mapped to in-progress operations. As operations complete, the polling thread clears the corresponding bits, so that checking for completion of an `ack_key`’s registered operations simply consists of testing whether the internal bitset is equal to zero (i.e., empty). This approach avoids

explicit synchronisation between the polling thread and application threads waiting for operations to complete.

C.4 Network Memory Management

Another important service the backend provides is management of each node's network memory. Memory must be registered with `libibverbs` before it can be accessed remotely. Since registration of a memory region incurs non-negligible latency, we aggregate all registered memory used by LOCO channels into a series of 1GB huge pages, each of which corresponds to a single `libibverbs` memory region. The named memory region objects constructed by channels each correspond to a contiguous sub-range of one of these regions. Using huge pages reduces TLB utilisation, which can have a significant performance impact on multithreaded applications [Chen et al. 1992].

In addition to memory regions explicitly created by channels, we found it useful to create a primitive for allocating temporary chunks of network memory used as inputs and outputs of channel methods, which we call `mem_refs`. We allocate of backing memory for these objects from a per-thread pool of fixed-size block, which are in turn allocated from the larger pool of registered memory described above.

Finally, LOCO also provides the capacity to allocate local memory regions backed by *device memory*, which resides on the network card. RDMA accesses to device memory are faster than those to system memory, since they are not required to traverse the PCIe bus to main memory. However, since device memory is not coherent with main memory, it is mainly useful for holding state exclusively accessed through the network, such as mutex state.

D Clients using Multiple Libraries

Now that multiple libraries have been defined separately, we can write programs combining methods from all of them. The synchronisation guarantees of each library (i.e. `so`) are available to other libraries (via `hb`) to restrict the behaviours of the whole program. In the example of Fig. 23, a first thread sends data to a second using a ring buffer, and the two threads synchronise through a barrier, making sure the data is available. I.e., if the submit method succeeds, the receive method also has to succeed.

Ring Buffer x	Barrier z
$a := \text{Submit}^{\text{RBL}}(x, 1)$ $\text{BAR}_{\text{BAL}}(z)$	$\text{BAR}_{\text{BAL}}(z)$ $b := \text{Receive}^{\text{RBL}}(x)$

$(a, b) = (\text{true}, \perp)$ ✗ $(a, b) = (\text{true}, 1)$ ✓

Fig. 23. ring buffer + barrier example

As an illustration, let us show we cannot have a $\{\text{RBL}, \text{BAL}\}$ -consistent execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ corresponding to the disallowed behaviour $(a, b) = (\text{true}, \perp)$. This result corresponds to E containing the four events

- $e_S = \langle t_1, _, \langle \text{Submit}^{\text{RBL}}, (x, 1), \text{true} \rangle \rangle$,
- $e_{B1} = \langle t_1, _, \langle \text{BAR}_{\text{BAL}}, (z), () \rangle \rangle$,
- $e_{B2} = \langle t_2, _, \langle \text{BAR}_{\text{BAL}}, (z), () \rangle \rangle$, and
- $e_R = \langle t_2, _, \langle \text{Receive}^{\text{RBL}}, (x), \perp \rangle \rangle$

with $\text{po} = \{ \langle e_S, e_{B1} \rangle; \langle e_{B2}, e_R \rangle \}$. $\{\text{RBL}, \text{BAL}\}$ -consistency (Def. 3.6) would imply:

- (1) $(\text{ppo} \cup \text{so}|_{\text{RBL}} \cup \text{so}|_{\text{BAL}})^+ \subseteq \text{hb}$ is irreflexive;
- (2) $\langle \{e_S; e_R\}, \emptyset, \text{stmp}|_{\text{RBL}}, \text{so}|_{\text{RBL}}, _ \rangle \in \text{RBL}.C$; and
- (3) $\langle \{e_{B1}; e_{B2}\}, \emptyset, \text{stmp}|_{\text{BAL}}, \text{so}|_{\text{BAL}}, _ \rangle \in \text{BAL}.C$.

Assuming the consistency conditions of the two libraries, there is a single possibility for `stmp`:

- $\text{stmp}(e_S) = \{ \text{aCW}, \text{aNRW}_{n_2} \}$;
- $\text{stmp}(e_{B1}) = \text{stmp}(e_{B2}) = \{ \text{aGF}_{n_1}, \text{aGF}_{n_2}, \text{aCR} \}$; and
- $\text{stmp}(e_R) = \{ \text{aWT} \}$.

For the barrier library, we necessarily have $c_z = 1$, $o(e_{B1}) = o(e_{B2}) = 1$, and thus the two events synchronise. Notably, we have $\langle e_{B1}, \text{aGF}_{n_2} \rangle \xrightarrow{\text{so}_{\text{BAL}}} \langle e_{B2}, \text{aCR} \rangle$. For the ring buffer library, there is no succeeding receive and $\text{rf} = \emptyset$. We thus have $\langle e_R, \text{aWT} \rangle \xrightarrow{\text{fb}} \langle e_S, \text{aNRW}_{n_2} \rangle$, with $\text{fb} = \text{so}_{\text{RBL}}$. From the definition of to (Fig. 10), we have $\langle e_S, \text{aNRW}_{n_2} \rangle \xrightarrow{\text{ppo}} \langle e_{B1}, \text{aGF}_{n_2} \rangle$ and $\langle e_{B2}, \text{aCR} \rangle \xrightarrow{\text{ppo}} \langle e_R, \text{aWT} \rangle$. This implies an hb cycle between the four subevents, and the execution cannot be $\{\text{RBL}, \text{BAL}\}$ -consistent.

E Correctness Proof of the MOWGLI Framework

As mentioned in the paper, for $f : A \rightarrow B$ and $r \subseteq A \times A$, we note $f(r) \triangleq \{\langle f(x), f(y) \rangle \mid \langle x, y \rangle \in r\}$. It is straightforward to show that $f(r_1 \cup r_2) = f(r_1) \cup f(r_2)$ and $f(r|_{A'}) \subseteq f(r)|_{f(A')}$ for any subset $A' \subseteq A$. When r is a strict partial order, we write $r|_{\text{imm}}$ for the *immediate* edges in r , i.e. $r \setminus (r; r)$.

E.1 Wide Abstraction

First, we generalise the notion of abstractions (Def. 3.11) to *wide abstractions*.

Definition E.1. Suppose I is a well-defined implementation of a library L using Λ , and that $G = \langle E, \text{po} \rangle$ and $G' = \langle E', \text{po}' \rangle$ are plain executions using methods of Λ and $(\Lambda \cup \{L\})$ respectively. We say that a function $f : E \rightarrow E'$ is a wide abstraction of G to G' , denoted $\text{wideabs}_{I,L}^f(G, G')$, iff

- $E' = f(E)$, i.e. $f : E \rightarrow E'$ is surjective;
- $E|_L = \emptyset$, i.e. G contains no calls to the abstract library L ;
- $f(x) \notin L \implies f(x) = x$, i.e. events not part of an implementation of L are kept unchanged;
- $f(\text{po}) \subseteq (\text{po}')^*$ and $\forall e_1, e_2, \langle f(e_1), f(e_2) \rangle \in \text{po}' \implies \langle e_1, e_2 \rangle \in \text{po}$; and
- if $e' = \langle t, \iota, \langle m, \widetilde{v}, v' \rangle \rangle \in E'$ then $\langle \langle v', 0 \rangle, G|_{f^{-1}(e')} \rangle \in \llbracket I(t, m, \widetilde{v}) \rrbracket_t$

The difference with the normal abstraction is that G' is not limited to methods of L , but every method call not from L is carried over to the implementation G (i.e. in general $E \cap E' \neq \emptyset$) and the abstraction function f maps these events to themselves.

E.2 Finding a Wide Abstraction

LEMMA E.2. *Given $\widetilde{\text{p}}$ and an implementation I of L using Λ , if $\langle \widetilde{v}, G \rangle \in \llbracket \llbracket \widetilde{\text{p}} \rrbracket_I \rrbracket$ then there is $\langle \widetilde{v}, G' \rangle \in \llbracket \widetilde{\text{p}} \rrbracket$ and f such that $\text{wideabs}_{I,L}^f(G, G')$.*

PROOF. It is enough to show the following: for all t and p , if $\langle \langle v, k \rangle, \langle E, \text{po} \rangle \rangle \in \llbracket \llbracket \text{p} \rrbracket_{t,I} \rrbracket_t$ then there is $\langle \langle v, k \rangle, \langle E', \text{po}' \rangle \rangle \in \llbracket \text{p} \rrbracket_t$ and f such that $\text{wideabs}_{I,L}^f(\langle \langle E, \text{po} \rangle, \langle E', \text{po}' \rangle \rangle)$. Indeed, if this holds, we can conclude by merging the results of each thread for the case $k = 0$.

For a given t , we proceed by induction on p .

- If $\text{p} = v$ or $\text{p} = \text{break}_{k'} v$, then $\llbracket \text{p} \rrbracket_{t,I} = \text{p}$ and we have $\langle E, \text{po} \rangle = \emptyset_G$. We simply take $\langle E, \text{po} \rangle = \emptyset_G$ and we have $\text{wideabs}_{I,L}^f(\emptyset_G, \emptyset_G)$ for the empty function f .
- If $\text{p} = m(\widetilde{v}_0)$ with $m \notin L.M$, then $\llbracket \text{p} \rrbracket_{t,I} = \text{p}$ and we have $\langle E, \text{po} \rangle = \{e\}_G$ for some event e . We can choose $\langle E', \text{po}' \rangle = \langle E, \text{po} \rangle$. We have $\text{wideabs}_{I,L}^{\text{Id}}(\langle \langle E, \text{po} \rangle, \langle E', \text{po}' \rangle \rangle)$ for the identity function Id that maps e to itself:
 $\text{Id}(\{e\}) = \{e\}$; $E|_L = \emptyset$; $\text{Id}(e) = e$; $\text{po}' = \text{po}$; and the last property holds since $E'|_L = \emptyset$.
- If $\text{p} = m(\widetilde{v}_0)$ with $m \in L.M$, then $\llbracket \text{p} \rrbracket_{t,I} = I(t, m, \widetilde{v}_0)$ and $\langle \langle v, k \rangle, \langle E, \text{po} \rangle \rangle \in \llbracket I(t, m, \widetilde{v}_0) \rrbracket_t$. By definition of the implementation, we have $k = 0$ and $E \neq \emptyset$. Let $e' = (t, \iota, \langle m, \widetilde{v}_0, v \rangle)$ for some ident ι , we take $\langle E', \text{po}' \rangle = \langle \{e'\}, \emptyset \rangle$ and we indeed have $\langle \langle v, 0 \rangle, \langle E', \text{po}' \rangle \rangle \in \llbracket m(\widetilde{v}_0) \rrbracket_t$. We choose the function f that maps every element of E to e' , and we need to check $\text{wideabs}_{I,L}^f(\langle \langle E, \text{po} \rangle, \langle E', \text{po}' \rangle \rangle)$.

We do have $\{e'\} = f(E)$ since $E \neq \emptyset$. We have $E|_L = \emptyset$ since I does not use L . For all $x \in E$, $f(x) = e' \in L$. If $(e_1, e_2) \in \text{po}$ then $f(e_1) = e' = f(e_2)$. $\text{po}' = \emptyset$. Finally, for $e' \in \{e'\}$, we have $f^{-1}(e') = E$ and $\langle \langle v, 0 \rangle, \langle E, \text{po} \rangle \rangle \in \llbracket I(t, m, \widetilde{v}_0) \rrbracket_t$ holds.

- If $p = \text{let } p_1 \text{ } p_2$, then $\llbracket \text{let } p_1 \text{ } p_2 \rrbracket_{t,I} \triangleq \text{let } \llbracket p_1 \rrbracket_{t,I} (\lambda v. \llbracket p_2 \text{ } v \rrbracket_{t,I})$, and $\langle \langle v, k \rangle, \langle E, \text{po} \rangle \rangle \in \llbracket \text{let } \llbracket p_1 \rrbracket_{t,I} (\lambda v. \llbracket p_2 \text{ } v \rrbracket_{t,I}) \rrbracket_t$ has two possible sources.
 - If $\langle \langle v, k \rangle, \langle E, \text{po} \rangle \rangle \in \llbracket \llbracket p_1 \rrbracket_{t,I} \rrbracket_t$ (and $k \neq 0$), then by induction hypothesis we have E' , po' , and f such that $\langle \langle v, k \rangle, \langle E', \text{po}' \rangle \rangle \in \llbracket p_1 \rrbracket_t$ and $\text{wideabs}_{I,L}^f(\langle \langle E, \text{po} \rangle, \langle E', \text{po}' \rangle \rangle)$. Then $\langle \langle v, k \rangle, \langle E', \text{po}' \rangle \rangle \in \llbracket p \rrbracket_t$ also holds and we are done.
 - Else there is $E_1, E_2, \text{po}_1, \text{po}_2, v'$ such that $E = E_1 \cup E_2$, $\text{po} = \text{po}_1 \cup \text{po}_2 \cup (E_1 \times E_2)$, $\langle \langle v', 0 \rangle, \langle E_1, \text{po}_1 \rangle \rangle \in \llbracket \llbracket p_1 \rrbracket_{t,I} \rrbracket_t$, and $\langle \langle v, k \rangle, \langle E_2, \text{po}_2 \rangle \rangle \in \llbracket \llbracket p_2 \text{ } v \rrbracket_{t,I} \rrbracket_t$. By induction hypothesis, there is $E'_1, E'_2, \text{po}'_1, \text{po}'_2, f_1, f_2$ such that $\langle \langle v', 0 \rangle, \langle E'_1, \text{po}'_1 \rangle \rangle \in \llbracket p_1 \rrbracket_t$, $\langle \langle v, k \rangle, \langle E'_2, \text{po}'_2 \rangle \rangle \in \llbracket p_2 \text{ } v \rrbracket_t$, $\text{wideabs}_{I,L}^{f_1}(\langle \langle E_1, \text{po}_1 \rangle, \langle E'_1, \text{po}'_1 \rangle \rangle)$, and $\text{wideabs}_{I,L}^{f_2}(\langle \langle E_2, \text{po}_2 \rangle, \langle E'_2, \text{po}'_2 \rangle \rangle)$. We choose $E' = E'_1 \cup E'_2$, $\text{po}' = \text{po}'_1 \cup \text{po}'_2 \cup (E'_1 \times E'_2)$ and we have $\langle \langle v, k \rangle, \langle E', \text{po}' \rangle \rangle \in \llbracket \text{let } p_1 (\lambda v. p_2 \text{ } v) \rrbracket_t$ by definition. We define $f : (E_1 \cup E_2) \rightarrow (E'_1 \cup E'_2)$ as the sum of f_1 (on E_1) and f_2 (on E_2). We are left to show $\text{wideabs}_{I,L}^f(\langle \langle E, \text{po} \rangle, \langle E', \text{po}' \rangle \rangle)$.
 - * $E' = E'_1 \cup E'_2 = f_1(E_1) \cup f_2(E_2) = f(E_1 \cup E_2) = f(E)$
 - * $(E_1 \cup E_2)|_L = E_1|_L \cup E_2|_L = \emptyset$
 - * If $x \in E_i$ and $f(x) = f_i(x) \notin L$, then $f(x) = x$ since the property holds for f_i
 - * $f(\text{po}) = f(\text{po}_1 \cup \text{po}_2 \cup (E_1 \times E_2)) = f(\text{po}_1) \cup f(\text{po}_2) \cup (f(E_1) \times f(E_2)) \subseteq \text{po}'_1 \cup \text{Id}|_{E'_1} \cup \text{po}'_2|_{E'_2} \cup (E'_1 \times E'_2) = \text{po}' \cup \text{Id}$.
 - * If $(f(e_1), f(e_2)) \in \text{po}' = \text{po}'_1 \cup \text{po}'_2 \cup (E'_1 \times E'_2)$, then we have three cases. If $(f(e_1), f(e_2)) \in \text{po}'_1$, then $(e_1, e_2) \in \text{po}_1 \subseteq \text{po}$. If $(f(e_1), f(e_2)) \in \text{po}'_2$, then $(e_1, e_2) \in \text{po}_2 \subseteq \text{po}$. Finally, if $f(e_1) \in E'_1$ and $f(e_2) \in E'_2$, then $e_1 \in E_1$ and $e_2 \in E_2$, and so $(e_1, e_2) \in (E_1 \times E_2) \subseteq \text{po}$.
 - * If $e' = (t, i, \langle m, \widetilde{v}, v' \rangle) \in E'_i|_L$, from our hypothesis we know $\langle \langle v', 0 \rangle, \langle E_i, \text{po}_i \rangle \rangle|_{f_i^{-1}(e')} \in \llbracket I(t, m, \widetilde{v}) \rrbracket_t$. We simply have $\langle E_i, \text{po}_i \rangle|_{f_i^{-1}(e')} = \langle E, \text{po} \rangle|_{E_i}|_{f_i^{-1}(e')} = \langle E, \text{po} \rangle|_{f^{-1}(e')}$, so $\langle \langle v', 0 \rangle, \langle E, \text{po} \rangle \rangle|_{f^{-1}(e')} \in \llbracket I(t, m, \widetilde{v}) \rrbracket_t$ holds
- Similarly for p of the shape $\text{loop } p'$.

From this, we can conclude the lemma. Given \widetilde{p} and an implementation I of L using Λ , if $\langle \langle v_1, \dots, v_T \rangle, G \rangle \in \llbracket \llbracket \widetilde{p} \rrbracket_I \rrbracket_t$ then by definition G is of the form $G = \llbracket_{1 \leq t \leq T} G_t \rrbracket$ and $\forall 1 \leq t \leq T. \langle \langle v_t, 0 \rangle, G_t \rangle \in \llbracket \llbracket \widetilde{p}(t) \rrbracket_{t,I} \rrbracket_t$. Using the result above, we have G'_1, \dots, G'_T and f_1, \dots, f_T such that $\langle \langle v_t, 0 \rangle, G'_t \rangle \in \llbracket \widetilde{p}(t) \rrbracket_t$ and $\text{wideabs}_{I,L}^{f_t}(G_t, G'_t)$. We define $G' = \llbracket_{1 \leq t \leq T} G'_t \rrbracket$ and $f : G.E \rightarrow G'.E$ the sum of f_1, \dots, f_T . We have $\langle \widetilde{v}, G' \rangle \in \llbracket \widetilde{p} \rrbracket$ by definition, and we can easily show $\text{wideabs}_{I,L}^f(G, G')$ similarly to the proof above. \square

E.3 Locally Sound Implies Sound

THEOREM E.3. *If a well-defined implementation is locally sound, then it is sound.*

PROOF. Let I be a locally sound implementation of L using Λ . Let \widetilde{p} such that $\text{loc}(I) \cap \text{loc}(\widetilde{p}) = \emptyset$. We need to show that $\text{outcome}_\Lambda(\llbracket \widetilde{p} \rrbracket_I) \subseteq \text{outcome}_{\Lambda \uplus \{L\}}(\widetilde{p})$.

Let $\langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle \Lambda$ -consistent such that $\langle \widetilde{v}, \langle E, \text{po} \rangle \rangle \in \llbracket \llbracket \widetilde{p} \rrbracket_I \rrbracket_t$. From Lemma E.2, there is E', po', f such that $\langle \widetilde{v}, \langle E', \text{po}' \rangle \rangle \in \llbracket \widetilde{p} \rrbracket$ and $\text{wideabs}_{I,L}^f(\langle \langle E, \text{po} \rangle, \langle E', \text{po}' \rangle \rangle)$.

Let $E_L \triangleq E'|_L$ and $E_p \triangleq E' \setminus E_L$. We also note $\text{po}_L \triangleq \text{po}'|_{E_L}$ and $\text{po}_p \triangleq \text{po}'|_{E'_p}$. By definition of $\text{wideabs}_{I,L}^f(\langle \langle E, \text{po} \rangle, \langle E', \text{po}' \rangle \rangle)$, we have $E_p \subseteq E$ and $f|_{E_p} = \text{Id}|_{E_p}$: by surjectivity if $e \in E_p$ then there is $e_0 \in E$ such that $f(e_0) = e$, but since $e \notin L$ we have $f(e_0) = e_0 = e$ and thus $e \in E$.

We note $E_i = E \setminus E_p$, and create notations such that $\langle E_i, \text{po}_i, \text{stmp}_i, \text{so}_i, \text{hb}_i \rangle = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle|_{E_i}$ and $\langle E_p, \text{po}_p, \text{stmp}_p, \text{so}_p, \text{hb}_p \rangle = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle|_{E_p}$. Thus $E' = E_L \cup E_p$ and $E = E_i \cup E_p$. Intuitively, E_i is the implementation of E_L while the common part E_p is not modified.

We note $f_i = f|_{E_i}$. We can easily check that $\text{abs}_{I,L}^{f_i}(\langle E_i, \text{po}_i \rangle, \langle E_L, \text{po}_L \rangle)$ holds:

- $E_L = f_i(E_i)$: Let $e \in E_L$, since f is surjective there is $e' \in E$ such that $f(e') = e$. Since $f|_{E_p} = \text{Id}|_{E_p}$, for $e_0 \in E_p$ we have $f(e_0) = e_0 \notin E_L$, so $e' \in E_i$.
- $E_i|_L = \emptyset$ since $E_i \subseteq E$ and $E|_L = \emptyset$.
- $E_L = E_L|_L$ by definition.
- Let $e_1, e_2 \in E_i$, if $f_i(e_1) \neq f_i(e_2)$ then by $\text{wideabs}_{I,L}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$ we have $(f_i(e_1), f_i(e_2)) \in \text{po}'|_{E_L} = \text{po}_L$.
- Let $e_1, e_2 \in E_i$ such that $(f_i(e_1), f_i(e_2)) \in \text{po}_L \subseteq \text{po}$. By $\text{wideabs}_{I,L}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$ we have $(e_1, e_2) \in \text{po}|_{E_i} = \text{po}_i$.
- Let $e' = (t, \iota, \langle m, \widetilde{v}, v' \rangle) \in E_L$. From $\text{wideabs}_{I,L}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$ we have $\langle \langle v', 0 \rangle, \langle E, \text{po} \rangle|_{f^{-1}(e')} \rangle \in \llbracket I(t, m, \widetilde{v}) \rrbracket_t$. Since $e' \in E_L$ and $f|_{E_p} = \text{Id}|_{E_p}$, we have $f^{-1}(e') = f_i^{-1}(e') \subseteq E_i$ and thus $\langle E, \text{po} \rangle|_{f^{-1}(e')} = \langle E_i, \text{po}_i \rangle|_{f_i^{-1}(e')}$. So $\langle \langle v', 0 \rangle, \langle E_i, \text{po}_i \rangle|_{f_i^{-1}(e')} \rangle \in \llbracket I(t, m, \widetilde{v}) \rrbracket_t$.

Next, let us show that $\langle E_i, \text{po}_i, \text{stmp}_i, \text{so}_i, \text{hb}_i \rangle$ is Λ -consistent. The first two points are trivial, and we need to show that for any library $L' \in \Lambda$ we have $\langle E_i, \text{po}_i, \text{stmp}_i, \text{so}_i, \text{hb}_i \rangle|_{L'}$ L' -consistent. By hypothesis, we already know that $\langle (E_i \cup E_p), \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle|_{L'}$ is L' -consistent. Thus, by the decomposability property, it would be enough to show that $\text{loc}(E_i) \cap \text{loc}(E_p) = \emptyset$. Since $E_p \subseteq E'$ and $\langle \widetilde{v}, \langle E', \text{po}' \rangle \rangle \in \llbracket \widetilde{p} \rrbracket$, we know that $\text{loc}(E_p) \subseteq \text{loc}(E') \subseteq \text{loc}(\widetilde{p})$. Since $\text{loc}(I) \cap \text{loc}(\widetilde{p}) = \emptyset$, it would be enough to show $\text{loc}(E_i) \subseteq \text{loc}(I)$. Let $e \in E_i$, we have $f_i(e) \in E_L$ of the form $(t, \iota, \langle m, \widetilde{v}_0, v' \rangle)$. By definition of local abstraction, $\langle \langle v', 0 \rangle, \langle E_L, \text{po}_L \rangle|_{f_i^{-1}(f_i(e))} \rangle \in \llbracket I(t, m, \widetilde{v}_0) \rrbracket_t$ and $e \in E_L|_{f_i^{-1}(f_i(e))}$. By definition of implementation, we have $\text{loc}(e) \subseteq \text{loc}(E_L|_{f_i^{-1}(f_i(e))}) \subseteq \text{loc}(I)$.

Since I is locally sound, we can use $\langle E_i, \text{po}_i, \text{stmp}_i, \text{so}_i, \text{hb}_i \rangle$ Λ -consistent and $\text{abs}_{I,L}^{f_i}(\langle E_i, \text{po}_i \rangle, \langle E_L, \text{po}_L \rangle)$ to produce stmp_L , g_i , and so_L such that:

- $g_i(e', a') = (e, a)$ implies $f_i(e) = e'$ and
 - Forall a_0 such that $(a_0, a') \in \text{to}$, there exists $(e_1, a_1) \in \text{SEvent}_i$ such that $f_i(e_1) = e'$, $(a_0, a_1) \in \text{to}$, and $((e_1, a_1), (e, a)) \in (\text{hb}_i \cup \text{Id})$;
 - Forall a_0 such that $(a', a_0) \in \text{to}$, there exists $(e_2, a_2) \in \text{SEvent}_i$ such that $f_i(e_2) = e'$, $(a_2, a_0) \in \text{to}$, and $((e, a), (e_2, a_2)) \in (\text{hb}_i \cup \text{Id})$.
- $g_i(\text{so}_L) \subseteq \text{hb}_i$;
- Forall hb_L transitive such that $(\text{ppo}_L \cup \text{so}_L)^+ \subseteq \text{hb}_L$ and $g_i(\text{hb}_L) \subseteq \text{hb}_i$, we have $\langle E_L, \text{po}_L, \text{stmp}_L, \text{so}_L, \text{hb}_L \rangle \in L.C$, where $\text{ppo}_L \triangleq \langle E_L, \text{po}_L, \text{stmp}_L \rangle.\text{ppo}$.

We define stmp' on E' by the sum of stmp_L and stmp_p . We define $\text{so}' \triangleq \text{so}_L \cup \text{so}_p$, as well as $\text{ppo}' \triangleq \langle E', \text{po}', \text{stmp}' \rangle.\text{ppo}$, and $\text{hb}' \triangleq (\text{ppo}' \cup \text{so}')^+$. We extend $g_i : \langle E_L, \text{stmp}_L \rangle.\text{SEvent} \rightarrow \langle E_i, \text{stmp}_i \rangle.\text{SEvent}$ into a function $g : \langle E', \text{po}', \text{stmp}' \rangle.\text{SEvent} \rightarrow \langle E, \text{po}, \text{stmp} \rangle.\text{SEvent}$ using the identity function. I.e., for $(e', a') \in \langle E_p, \text{stmp}_p \rangle.\text{SEvent}$ we have $g(e', a') = (e', a')$. The first property above on g_i and f_i carries over to g and f , by taking, for any stamp, the intermediary subevents to be the output of g itself.

As an important intermediary result, let us show $g(\text{hb}') \subseteq \text{hb}$. Since $\text{hb}' = (\text{ppo}' \cup \text{so}')^+$, we need to show the inclusion for each component. $g(\text{so}') = g_i(\text{so}_L) \cup \text{Id}(\text{so}_p) \subseteq \text{hb}_i \cup \text{so}_p \subseteq \text{hb}$ is immediate, and we are left with proving $g(\text{ppo}') \subseteq \text{hb}$. Let $(e'_1, a'_1), (e'_2, a'_2) \in \text{SEvent}'$ such that $(e'_1, e'_2) \in \text{po}'$ and $(a'_1, a'_2) \in \text{to}$. Let $(e_i, a_i) \triangleq g(e'_i, a'_i)$ ($i \in \{1, 2\}$), we need to show that $((e_1, a_1), (e_2, a_2)) \in \text{hb}$. From the properties of g , using (e_1, a_1) and the stamp a_2 , there is (e_1^g, a_1^g) such that $f(e_1^g) = e'_1$, $(a_1^g, a_2) \in \text{to}$, and $((e_1, a_1), (e_1^g, a_1^g)) \in \text{hb}$. From the properties on g , using (e_2, a_2) and the stamp

a_1^g , there is (e_2^g, a_2^g) such that $f(e_2^g) = e_2'$, $(a_1^g, a_2^g) \in \text{to}$, and $((e_2^g, a_2^g), (e_2, a_2)) \in \text{hb}$. We know that $e_1' = f(e_1^g)$ and $e_2' = f(e_2^g)$, so from $\text{wideabs}_{L,L}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$ and $(e_1', e_2') \in \text{po}'$ we have $(e_1^g, e_2^g) \in \text{po}$. Thus $((e_1^g, a_1^g), (e_2^g, a_2^g)) \in \text{ppo}$, and by transitivity we have $((e_1, a_1), (e_2, a_2)) \in \text{hb}$. This finishes the intermediary result $g(\text{hb}') \subseteq \text{hb}$.

To conclude the theorem, we want to show that $\langle E', \text{po}', \text{stmp}', \text{so}', \text{hb}' \rangle$ is $(\Lambda \cup \{L\})$ -consistent.

- The first few points hold because hb' is irreflexive, since $g(\text{hb}') \subseteq \text{hb}$ and hb is irreflexive.
- For $L' \in \Lambda$, we need to show that $\langle E_p, \text{po}_p, \text{stmp}_p, \text{so}_p, \text{hb}' \rangle|_{L'}$ is L' -consistent. We know that $\langle E_p, \text{po}_p, \text{stmp}_p, \text{so}_p, \text{hb}_p \rangle|_{L'}$ is L' -consistent, so by monotonicity it is enough to show $\text{hb}'|_{E_p} \subseteq \text{hb}|_{E_p}$, which holds because $\text{hb}'|_{E_p} = g(\text{hb}')|_{E_p} \subseteq \text{hb}|_{E_p}$.
- For L , we need to show that $\langle E_L, \text{po}_L, \text{stmp}_L, \text{so}_L, \text{hb}' \rangle|_L$ is L -consistent. Using our hypothesis, it is enough to show that $\text{hb}_L \triangleq \text{hb}'|_L$, which is transitive and includes $(\text{ppo}_L \cup \text{so}_L)^+$, satisfies $g_i(\text{hb}_L) \subseteq \text{hb}_i$. Once again, this holds because $g_i(\text{hb}_L) = g(\text{hb}')|_{E_L} \subseteq g(\text{hb}')|_{E_i} \subseteq \text{hb}|_{E_i} = \text{hb}_i$.

□

F RDMA^{wait} implementation into RDMA^{TSO}

F.1 Background: RDMA^{TSO}

Our definition of RDMA^{TSO} is closer to an independent language than a library. Unlike the definition of an execution in Definition 3.3, we do not need a relation hb to represent the potential rest of the program, as RDMA^{TSO} is not a library in the sense of Definition 3.5. A program *cannot* combine instructions from RDMA^{TSO} and other libraries presented in this paper, as polling would interfere with RDMA operations of other libraries.

We use the following 11 methods:

$$\begin{aligned} m(\bar{v}) ::= & \text{Write}^{\text{TSO}}(x, v) \mid \text{Read}^{\text{TSO}}(x) \mid \text{CAS}^{\text{TSO}}(x, v_1, v_2) \mid \text{Mfence}^{\text{TSO}}() \\ & \mid \text{Get}^{\text{TSO}}(x, y) \mid \text{Put}^{\text{TSO}}(x, y) \mid \text{Poll}(n) \mid \text{Rfence}^{\text{TSO}}(n) \\ & \mid \text{SetAdd}(x, v) \mid \text{SetRemove}(x, v) \mid \text{SetIsEmpty}(x) \end{aligned}$$

- | | |
|---|--|
| • $\text{Write}^{\text{TSO}} : \text{Loc} \times \text{Val} \rightarrow ()$ | • $\text{Poll} : \text{Node} \rightarrow \text{Val}$ |
| • $\text{Read}^{\text{TSO}} : \text{Loc} \rightarrow \text{Val}$ | • $\text{Rfence}^{\text{TSO}} : \text{Node} \rightarrow ()$ |
| • $\text{CAS}^{\text{TSO}} : \text{Loc} \times \text{Val} \times \text{Val} \rightarrow \text{Val}$ | • $\text{SetAdd} : \text{Loc} \times \text{Val} \rightarrow ()$ |
| • $\text{Mfence}^{\text{TSO}} : () \rightarrow ()$ | • $\text{SetRemove} : \text{Loc} \times \text{Val} \rightarrow ()$ |
| • $\text{Get}^{\text{TSO}} : \text{Loc} \times \text{Loc} \rightarrow \text{Val}$ | • $\text{SetIsEmpty} : \text{Loc} \rightarrow \mathbb{B}$ |
| • $\text{Put}^{\text{TSO}} : \text{Loc} \times \text{Loc} \rightarrow \text{Val}$ | |

As expected, the Wait operation is replaced with a Poll operation. Compared to RDMA^{TSO} from [Ambal et al. 2024], we slightly extend the language so that put/get operations return an arbitrary unique identifier, and polling also returns the same identifier of the operation being polled⁴. In addition, we also assume basic set operations SetAdd, SetRemove, and SetIsEmpty to store these new identifiers, where the locations used for sets do not overlap with locations used for other operations.

Consistency predicate. An execution of an RDMA^{TSO} program is of the form $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so} \rangle$, similarly to Def. 3.5 but $\text{hb} = (\text{ppo} \cup \text{so})^+$ does not have the flexibility of containing additional external constraints.

We define the only valid stamping function stmp_{TSO} as follows:

⁴In practice, the identifier is not random and can be chosen by the program

- A poll has stamp aWT : $\text{stamp}_{\text{TSO}}((_, _, (\text{Poll}, _, _))) = \{\text{aWT}\}$.
- Auxiliary set operations have stamp aMF : $\text{stamp}_{\text{TSO}}((_, _, (\text{SetAdd}, _, _))) = \text{stamp}_{\text{TSO}}((_, _, (\text{SetRemove}, _, _))) = \text{stamp}_{\text{TSO}}((_, _, (\text{SetIsEmpty}, _, _))) = \{\text{aMF}\}$.
- Other events follow stamp_{RL} (cf. Appendix F.2). E.g., events calling $\text{Write}^{\text{TSO}}$ have stamp aCW , while events calling Get^{TSO} towards node n have stamps aNR_n and aNLW_n . We also define loc on subevents similarly to $\text{RDMA}^{\text{WAIT}}$.

We mark set operations with aMF to simplify the consistency conditions, as we do not want to explicitly integrate them in the read (\mathcal{R}) and write (\mathcal{W}) subevents.

Given $\mathcal{G} = \langle E, \text{po}, \text{stamp}_{\text{TSO}}, \text{so} \rangle$, we say that $v_R, v_W, \text{rf}, \text{mo}, \text{nfo}$, and pf are well-formed if:

- $v_R, v_W, \text{rf}, \text{mo}$, and nfo are well-formed, as in $\text{RDMA}^{\text{WAIT}}$;
- Let $P_n \triangleq \{(e, \text{aWT}) \mid e = (_, _, (\text{Poll}, (n), _)) \in E\}$ be the set of poll (sub)events towards node n . Then $\text{pf} \subseteq \bigcup_{n \in \text{Node}} (\mathcal{G}.\text{aNLW}_n \cup \mathcal{G}.\text{aNRW}_n) \times P_n$ is the *polls-from* relation, relating earlier NIC writes to later polls. Moreover:
 - $\text{pf} \subseteq \text{po}$ (we can only poll previous operations of the same thread);
 - pf is functional on its domain (every NIC write can be polled at most once);
 - pf is total and functional on its range (every Poll polls from exactly one NIC write);
 - Poll events poll-from the oldest non-polled remote operation towards the given node:

for each node n , if $w_1, w_2 \in (\mathcal{G}.\text{aNLW}_n \cup \mathcal{G}.\text{aNRW}_n)$ and $w_1 \xrightarrow{\text{po}} w_2 \xrightarrow{\text{pf}} p_2$, then there exists p_1 such that $w_1 \xrightarrow{\text{pf}} p_1 \xrightarrow{\text{po}} p_2$;
- and a Poll returns the unique identifier of the polled operation:

if $((_, _, (_, _, v_1)), _) \xrightarrow{\text{pf}} ((_, _, (\text{Poll}, _, v_2)), \text{aWT})$ then $v_1 = v_2$.

We use the derived relations $\text{rb}, \text{rb}_i, \text{rf}_e, \text{rf}_i, \text{ippo}$, and iso as defined for $\text{RDMA}^{\text{WAIT}}$. We can then define ib as follows:

$$\text{ib} \triangleq (\text{ippo} \cup \text{iso} \cup \text{rf} \cup \text{pf} \cup \text{nfo} \cup \text{rb}_i)^+$$

Definition F.1 (RDMA^{TSO} -consistency). $\mathcal{G} = \langle E, \text{po}, \text{stamp}, \text{so} \rangle$ is RDMA^{TSO} -consistent if:

- $(\text{ppo} \cup \text{so})^+$ is irreflexive (similarly to Definition 3.6);
- $\langle E, \text{po} \rangle$ respects nodes (as in $\text{RDMA}^{\text{WAIT}}$);
- $\text{stamp} = \text{stamp}_{\text{TSO}}$;
- there exists well-formed $v_R, v_W, \text{rf}, \text{mo}, \text{nfo}$, and pf such that ib is irreflexive and $\text{so} = \text{iso} \cup \text{rf}_e \cup [\text{aNLW}]; \text{pf} \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup ([\text{Inst}]; \text{ib})$;
- identifiers for get/put operations are unique:

if e_1 and e_2 are both of the form $(_, _, (\text{Get}^{\text{TSO}}, _, v))$ or $(_, _, (\text{Put}^{\text{TSO}}, _, v))$, then $e_1 = e_2$;
- and the set operations are (per-thread) sound: if SetIsEmpty returns true, then every value added to the set was subsequently removed. I.e., if $e_1 = (t, _, (\text{SetAdd}, (x, v), _))$, $e_3 = (t, _, (\text{SetIsEmpty}, (x), \text{true}))$, and $e_1 \xrightarrow{\text{po}} e_3$, then there exists $e_2 = (t, _, (\text{SetRemove}, (x, v), _))$ such that $e_1 \xrightarrow{\text{po}} e_2 \xrightarrow{\text{po}} e_3$.

F.2 $\text{RDMA}^{\text{WAIT}}$ Library

This appendix completes Section 3.3 on the definition of $\text{RDMA}^{\text{WAIT}}$. As mentioned, we have the 8 methods:

$$\begin{aligned} m(\widetilde{v}) ::= & \text{Write}(x, v) \mid \text{Read}(x) \mid \text{CAS}(x, v_1, v_2) \mid \text{Mfence}() \\ & \mid \text{Get}(x, y, d) \mid \text{Put}(x, y, d) \mid \text{Wait}(d) \mid \text{Rfence}(n) \end{aligned}$$

- Write : $\text{Loc} \times \text{Val} \rightarrow ()$
- Read : $\text{Loc} \rightarrow \text{Val}$
- CAS : $\text{Loc} \times \text{Val} \times \text{Val} \rightarrow \text{Val}$
- Mfence : $() \rightarrow ()$
- Get : $\text{Loc} \times \text{Loc} \times \text{Wid} \rightarrow ()$
- Put : $\text{Loc} \times \text{Loc} \times \text{Wid} \rightarrow ()$
- Wait : $\text{Wid} \rightarrow ()$
- Rfence : $\text{Node} \rightarrow ()$

We also define loc as expected: $\text{loc}(\text{Write}(x, v)) = \text{loc}(\text{Read}(x)) = \text{loc}(\text{CAS}(x, v_1, v_2)) = \{x\}$; $\text{loc}(\text{Get}(x, y, d)) = \text{loc}(\text{Put}(x, y, d)) = \{x; y\}$; and $\text{loc}(e) = \emptyset$ otherwise.

We assume that each location x is associated with a specific node $n(x)$. We say that $\langle E, \text{po} \rangle$ respects nodes if for all event on thread t with label of the form $(\text{Write}, (x, _, _))$, $(\text{Read}, (x, _, _))$, $(\text{CAS}, (x, _, _, _))$, $(\text{Get}, (x, _, _, _))$, or $(\text{Put}, (_, x, _, _))$, we have $n(x) = n(t)$. I.e. arguments corresponding to local locations should be locations of the current node. Given $\langle E, \text{po} \rangle$, we now define the only valid stamping function stmp_{RL} . Since the thread is not relevant, we note $\text{stmp}_{\text{RL}}(m(\tilde{v}), v')$ for $\text{stmp}_{\text{RL}}(\langle _, _ \rangle \langle m, \tilde{v}, v' \rangle)$.

- $\text{stmp}_{\text{RL}}(\text{Write}(x, v), ()) = \{\text{aCW}\}$
- $\text{stmp}_{\text{RL}}(\text{Read}(x), v) = \{\text{aCR}\}$
- $\text{stmp}_{\text{RL}}(\text{Mfence}(), ()) = \{\text{aMF}\}$
- $\text{stmp}_{\text{RL}}(\text{CAS}(x, v_1, v_2), v_1) = \{\text{aCAS}\}$
- $\text{stmp}_{\text{RL}}(\text{CAS}(x, v_1, v_2), v_3) = \{\text{aMF}; \text{aCR}\}$ if $v_1 \neq v_3$
- $\text{stmp}_{\text{RL}}(\text{Wait}(d), ()) = \{\text{aWT}\}$
- $\text{stmp}_{\text{RL}}(\text{Get}(x, y, d), ()) = \{\text{aNRR}_{n(y)}; \text{aNLW}_{n(y)}\}$
- $\text{stmp}_{\text{RL}}(\text{Put}(x, y, d), ()) = \{\text{aNL}_{n(x)}; \text{aNRW}_{n(x)}\}$
- $\text{stmp}_{\text{RL}}(\text{Rfence}(n), ()) = \{\text{aRF}_n\}$

Put and get operations perform both a NIC read and a NIC write, and as such are associated to two stamps. A succeeding CAS can be represented as a single stamp aCAS , while a failing CAS behaves as both a memory fence (aMF) and a CPU read (aCR).

We extend loc to subevents. For events with zero or one locations, the subevents have the same set of locations. For Get/Put , each of the two subevent is associated to the relevant location. E.g. if $e = (_, _, (\text{Get}, (x, y, d), _))$, then $\text{loc}(\langle e, \text{aNRR}_{n(y)} \rangle) = \{y\}$ and $\text{loc}(\langle e, \text{aNLW}_{n(y)} \rangle) = \{x\}$.

Given an execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}_{\text{RL}}, _, _ \rangle$, recall we define the set of *reads* as $\mathcal{G}.\mathcal{R} \triangleq \mathcal{G}.\text{aCR} \cup \mathcal{G}.\text{aCAS} \cup \mathcal{G}.\text{aNL}_{n(x)} \cup \mathcal{G}.\text{aNR}_{n(x)}$ and *writes* as $\mathcal{G}.\mathcal{W} \triangleq \mathcal{G}.\text{aCW} \cup \mathcal{G}.\text{aCAS} \cup \mathcal{G}.\text{aNLW}_{n(x)} \cup \mathcal{G}.\text{aNRW}_{n(x)}$. We say that $v_R, v_W, \text{rf}, \text{mo}$, and nfo are well-formed if:

- $v_R : \mathcal{G}.\mathcal{R} \rightarrow \text{Val}$ associates each read subevent with a value, matching the value returned if available: if e has a label of the form $(\text{Read}, (_, v))$ or $(\text{CAS}, (_, v))$, then $v_R(e) = v$.
- $v_W : \mathcal{G}.\mathcal{W} \rightarrow \text{Val}$ associates each write subevent with a value, matching the value written if known in \mathcal{G} : if e has a label of the form $(\text{Write}, (_, v))$ or $(\text{CAS}, (_, v', v), v')$, then $v_W(e) = v$.
- RDMA operations write the value read: if $s_1 = \langle e, \text{aNL}_{n(x)} \rangle \in E$ and $s_2 = \langle e, \text{aNRW}_{n(x)} \rangle \in E$, then $v_R(s_1) = v_W(s_2)$; and similarly for $\text{aNRR}_{n(x)}$ and $\text{aNLW}_{n(x)}$.
- $\text{rf} \subseteq \mathcal{G}.\mathcal{W} \times \mathcal{G}.\mathcal{R}$ is the ‘reads-from’ relation on events of the same location with matching values; i.e. $(s_1, s_2) \in \text{rf} \Rightarrow \text{loc}(s_1) = \text{loc}(s_2) \wedge v_W(s_1) = v_R(s_2)$. rf is functional on its range: every read in $\mathcal{G}.\mathcal{R}$ is related to at most one write in $\mathcal{G}.\mathcal{W}$. If a read is not related to a write, it reads the initial value of zero: $s_2 \in \mathcal{G}.\mathcal{R} \wedge (_, s_2) \notin \text{rf} \Rightarrow v_R(s_2) = 0$.
- $\text{mo} \triangleq \bigcup_{x \in \text{Loc}} \text{mo}_x$ is the ‘modification-order’, where each mo_x is a strict total order on $\mathcal{G}.\mathcal{W}_x$ describing the order in which writes on x reach the memory.
- nfo is the ‘NIC flush order’, such that for all n and $(s_1, s_2) \in \mathcal{G}.\text{SEvent}$ with $t(s_1) = t(s_2)$, if $(s_1, s_2) \in \mathcal{G}.\text{aNL}_{n(x)} \times \mathcal{G}.\text{aNLW}_{n(x)}$ then $(s_1, s_2) \in \text{nfo} \cup \text{nfo}^{-1}$, and if $(s_1, s_2) \in \mathcal{G}.\text{aNRR}_{n(x)} \times \mathcal{G}.\text{aNRW}_{n(x)}$ then $(s_1, s_2) \in \text{nfo} \cup \text{nfo}^{-1}$.

The definitions above are similar to the relations defined for sv (see §3.4), with the addition of nfo representing the PCIe guarantees that NIC reads flush previous NIC writes.

For each subevent, we distinguish the moment the subevent *starts* executing and the moment it *finishes* executing. The relation so represents dependency between the end of executions of subevents. To express the semantics of $\text{RDMA}^{\text{WAIT}}$, we also need to consider the *issued-before* relation

ib representing dependency between the start of executions of subevents. Note that neither **ib** or **so** is a subset of the other. The starting (when sent to the store buffer of PCIe fabric) and finishing (reaching memory) points of some write subevents might differ. We define the set of *instantaneous subevents* as $\mathcal{G}.Inst \triangleq \mathcal{G}.SEvent \setminus (\mathcal{G}.aCW \cup \mathcal{G}.aNLW \cup \mathcal{G}.aNRW)$, regrouping the subevents that start and finish at the same time.

Given \mathcal{G} and well-formed $v_R, v_W, \mathbf{rf}, \mathbf{mo}$, and \mathbf{nfo} , we derive additional relations.

$$\begin{aligned} \mathbf{rb} &\triangleq \left\{ (r, w) \mid \begin{array}{l} r \in \mathcal{G}.R \wedge w \in \mathcal{G}.W \wedge \text{loc}(r) = \text{loc}(w) \\ \wedge ((r, w) \in (\mathbf{rf}^{-1}; \mathbf{mo}) \vee r \notin \text{img}(\mathbf{rf})) \end{array} \right\} \setminus [\mathcal{G}.SEvent] & \mathbf{rf}_e &\triangleq \mathbf{rf} \setminus \mathbf{rf}_i \\ \mathbf{pfg} &\triangleq \left\{ ((e_1, aNLW_n), (e_2, aWT)) \mid \begin{array}{l} \exists d. (e_1, e_2) \in po \\ \wedge e_1 = (_, _, (\text{Get}, (_, _, d), _)) \\ \wedge e_2 = (_, _, (\text{Wait}, (d), _)) \end{array} \right\} & \mathbf{rf}_i &\triangleq [aCW]; (po \cap \mathbf{rf}); [aCR] \\ \mathbf{pfp} &\triangleq \left\{ ((e_1, aNRW_n), (e_2, aWT)) \mid \begin{array}{l} \exists d. (e_1, e_2) \in po \\ \wedge e_1 = (_, _, (\text{Put}, (_, _, d), _)) \\ \wedge e_2 = (_, _, (\text{Wait}, (d), _)) \end{array} \right\} \\ \mathbf{rb}_i &\triangleq [aCR]; ((po \cup po^{-1}) \cap \mathbf{rb}); [aCW] \end{aligned}$$

$$\begin{aligned} \mathbf{iso} &\triangleq \{ ((e, aMF), (e, aCR)) \mid e = (_, _, (\text{CAS}, _, _)) \in E \wedge \text{stmp}_{RL}(e) = \{aMF; aCR\} \} \\ &\cup \{ ((e, aNRR_n), (e, aNLW_n)) \mid e = (_, _, (\text{Get}, _, _)) \in E \wedge \text{stmp}_{RL}(e) = \{aNRR_n; aNLW_n\} \} \\ &\cup \{ ((e, aNLR_n), (e, aNRW_n)) \mid e = (_, _, (\text{Put}, _, _)) \in E \wedge \text{stmp}_{RL}(e) = \{aNLR_n; aNRW_n\} \} \end{aligned}$$

pfg (resp **pfp**) represent the synchronisation between the write part of a get (resp put) and a later Wait on the same work identifier. While both are included in **ib**, only **pfg** is included in **so** as waiting for a put does not guarantee the NIC remote write has finished. We define \mathbf{rf}_e , \mathbf{rf}_i , and \mathbf{rb} similarly to the semantics of **sv**, and we also define \mathbf{rb}_i as expected. The internal synchronisation order **iso** represents ordering between subevents of the same event. We ask that puts and gets read before writing, and that a failing CAS performs a memory fence before reading.

Finally we can define **ib** as follows. **ib** includes a larger subset of **po** than **pfp**, as we guarantee the starting order of the cases corresponding to cells B1, B5, G10, and I10 of Fig. 10. I.e., while a later CPU read might finish before an earlier CPU write, they have to start in order; and while a remote fence does not guarantee previous NIC writes have finished, it guarantees they have at least started.

$$\begin{aligned} \mathbf{ippo} &\triangleq \mathbf{pfp} \cup [\mathcal{G}.aCW]; po; [\mathcal{G}.aCR \cup \mathcal{G}.aWT] \cup \bigcup_{n \in \text{Node}} ([\mathcal{G}.aNRW_n \cup \mathcal{G}.aNLW_n]; po; [\mathcal{G}.aRF_n]) \\ \mathbf{ib} &\triangleq (\mathbf{ippo} \cup \mathbf{iso} \cup \mathbf{rf} \cup \mathbf{pfg} \cup \mathbf{pfp} \cup \mathbf{nfo} \cup \mathbf{rb}_i)^+ \end{aligned}$$

And from this we define the consistency predicate for $\text{RDMA}^{\text{WAIT}}$, similarly to the semantics of RDMA^{TSO} . We ask that **ib** and **so** be irreflexive, the second being implied by Def. 3.6. The inclusion of $([Inst]; \mathbf{ib})$ in **so** indicates that, if an instantaneous subevent starts before another subevent, then they also finish in the same order.

Definition F.2 (RDMA^{WAIT}-consistency). $\mathcal{G} = \langle E, po, \text{stmp}, \mathbf{so}, \mathbf{hb} \rangle$ is $\text{RDMA}^{\text{WAIT}}$ -consistent if:

- $\langle E, po \rangle$ respects nodes;
- $\text{stmp} = \text{stmp}_{RL}$;

For a thread t using work identifiers $\{d_1, \dots, d_K\}$:

$I_W(t, \text{Write}, (x, v)) \triangleq \text{Write}^{\text{TSO}}(x, v)$ $I_W(t, \text{Read}, (x)) \triangleq \text{Read}^{\text{TSO}}(x)$ $I_W(t, \text{CAS}, (x, v_1, v_2)) \triangleq \text{CAS}^{\text{TSO}}(x, v_1, v_2)$ $I_W(t, \text{Mfence}, ()) \triangleq \text{Mfence}^{\text{TSO}}()$ $I_W(t, \text{Rfence}, (n)) \triangleq \text{Rfence}^{\text{TSO}}(n)$ $I_W(t, \text{Get}, (x, y, d)) \triangleq$ $\text{let } v = \text{Get}^{\text{TSO}}(x, y) \text{ in SetAdd}(d^{n(y)}, v)$	$I_W(t, \text{Wait}, (d)) \triangleq$ $\text{For } n \text{ in } 1, \dots, N \text{ do } \{$ $\quad \text{While } (\text{SetIsEmpty}(d^n) \neq \text{true}) \text{ do } \{$ $\quad \quad \text{let } v = \text{Poll}(n) \text{ in}$ $\quad \quad \text{For } k \text{ in } 1, \dots, K \text{ do } \{$ $\quad \quad \quad \text{SetRemove}(d_k^n, v) \quad \} \} \}$ $I_W(t, \text{Put}, (x, y, d)) \triangleq$ $\text{let } v = \text{Put}^{\text{TSO}}(x, y) \text{ in SetAdd}(d^{n(x)}, v)$
--	---

Fig. 24. Implementation I_W of $\text{RDMA}^{\text{WAIT}}$ into RDMA^{TSO}

- there exists well-formed $v_R, v_W, \text{rf}, \text{mo}$, and nfo such that ib is irreflexive and $\text{so} = \text{iso} \cup \text{rf}_e \cup \text{pfg} \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup ([\text{Inst}]; \text{ib})$.

We can easily check that this predicate satisfies monotonicity and decomposability.

F.3 Implementation Function

In Fig. 24 we define the implementation I_W from a full program using only the $\text{RDMA}^{\text{WAIT}}$ library into a program using only RDMA^{TSO} . We assume threads use disjoint work identifiers $d \in \text{Wid}$, otherwise it is straightforward to rename them.

For each location x of $\text{RDMA}^{\text{WAIT}}$, we also use a location x for RDMA^{TSO} . For each work identifier d of $\text{RDMA}^{\text{WAIT}}$, we use new RDMA^{TSO} locations $\{d^1, \dots, d^N\}$ where $N \triangleq \#(\text{Node})$ is the number of nodes. Each location d^n is used as a set containing the identifiers of ongoing operations towards node n .

Most $\text{RDMA}^{\text{WAIT}}$ operations (Write , Read , CAS , Mfence , and Rfence) are directly translated into their RDMA^{TSO} counterparts. An operation $\text{Get}(x, y, d)$ towards node n is translated into a similar $\text{Get}^{\text{TSO}}(x, y)$ whose output is added to the set d^n ; We proceed similarly for puts. Finally, a $\text{Wait}(d)$ operation needs to poll until all relevant operations are finished, i.e. the sets $\{d^1, \dots, d^N\}$ are all empty. Whenever we poll, we obtain the identifier of a finished operation, and we remove it from *all* sets where it might be held. We remove it from d^n but also from any other set d_k^n tracking a different group of operations, as otherwise a later call to $\text{Wait}(d_k)$ would hang and never return.

To simplify the notation of the implementation, we use the intuitive for-loops and while-loops. As no information is carried between the loops, these for-loops can be inlined, and the while-loops can easily be turned into loop-break similarly to Fig. 11.

F.4 Proof

We do not prove that the implementation above is locally sound (Definition 3.13), as Theorem 3.14 does *not* apply in this case. It is not possible to combine a program following RDMA^{TSO} with programs of the other libraries presented in this paper. Instead, we assume a full program using only the $\text{RDMA}^{\text{WAIT}}$ library and compile it into RDMA^{TSO} .




Fig. 25. Local soundness proof of IS_V : concretisation function g for broadcast and global fence, with $n(t) = n$. For broadcast, each subevent of the sv program is mapped to a subevent of the implementation that uses the same stamp. For global fence, subevents with stamp $aGF_{n'}$ are mapped to subevents with weaker stamps aWT , and we show that for any previous stamp a_0 a happens-before order can be given in the implementation (shown for the first subevent aGF_{n_1}).




Fig. 26. Local soundness proof of I_{SV} : example of v'_R , v'_W , rf' , and mo' , defined from $\langle E, po, stmp, so, hb \rangle$. These graphs correspond to the execution of the implementation of $Write_{sv}(x, v_1); Bcast_{sv}(x, d, \{n_2\}) \parallel Write_{sv}(x, v_2); Read_{sv}(x)$ where the second node reads the value of the first node.

THEOREM F.3. *Let \tilde{p} be a program using only the $\text{RDMA}^{\text{WAIT}}$ library. Then we have $\text{outcome}_{\text{RDMA}^{\text{TSO}}}(\llbracket \tilde{p} \rrbracket_{I_W}) \subseteq \text{outcome}_{\{\text{RDMA}^{\text{WAIT}}\}}(\tilde{p})$, where:*

$$\begin{aligned} \text{outcome}_{\{RDMA^{WAIT}\}}(\bar{p}) &= \{\bar{v} \mid \exists \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle \{RDMA^{WAIT}\}\text{-consistent. } \langle \bar{v}, \langle E, \text{po} \rangle \rangle \in \llbracket \bar{p} \rrbracket\} \\ \text{outcome}_{RDMA^{TSO}}(\llbracket \bar{p} \rrbracket_{I_W}) &= \{\bar{v} \mid \exists \langle E, \text{po}, \text{stmp}, \text{so} \rangle \text{ } RDMA^{TSO}\text{-consistent. } \langle \bar{v}, \langle E, \text{po} \rangle \rangle \in \llbracket \llbracket \bar{p} \rrbracket_{I_W} \rrbracket\} \end{aligned}$$

PROOF. See Theorem G.9.

G Correctness Proofs of the Core LOCO Libraries

G.1 sv Library

THEOREM G.1. *The implementation I_{SV} of the sv library into $RDMA^{wait}$ given in the paper is locally sound.*

PROOF. We assume an $\{\text{RDMA}^{\text{WAIT}}\}$ -consistent execution $\mathcal{G} = \langle E, \text{po}, \text{stp}, \text{so}, \text{hb} \rangle$ which is abstracted via f to $\langle E', \text{po}' \rangle$ that uses the sv library, i.e. $\text{abs}_{\text{sv}, \text{sv}}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$ holds.

As a reminder, $\langle E', po' \rangle$ (and later notations with an apostrophe) represents a client program using *only* calls to the sv library, while $\langle E, po \rangle$ is the implementation of this program (via I_{sv}), thus




Fig. 27. Local soundness proof of I_{SV} : $g(pf') \subseteq \text{iso}; \text{pfp} \subseteq ([\text{Inst}]; \text{ib}); \text{ib} \subseteq \text{hb}$.

using calls to the $\text{RDMA}^{\text{WAIT}}$ library. We assume the execution \mathcal{G} of the implementation is consistent (w.r.t. $\text{RDMA}^{\text{WAIT}}$) and want to show the corresponding behaviour of the client program is consistent (w.r.t. the specification of sv in Definition 3.8), following the notion of local soundness (Def. 3.13).

Following Definition 3.13, we need to provide stmp' , so' , and $g : \langle E', \text{po}', \text{stmp}' \rangle. \text{SEvent} \rightarrow \mathcal{G}. \text{SEvent}$ respecting some conditions. From $\langle E', \text{po}' \rangle$, we simply take $\text{stmp}' = \text{stmp}_{SV}$. We note SEvent' for $\langle E', \text{po}', \text{stmp}' \rangle. \text{SEvent}$.

Since \mathcal{G} is $\{\text{RDMA}^{\text{WAIT}}\}$ -consistent, it means $(\text{ppo} \cup \text{so})^+ \subseteq \text{hb}$, hb is transitive and irreflexive, and \mathcal{G} is $\text{RDMA}^{\text{WAIT}}$ -consistent. Firstly, it means that for all thread t we have $\text{po}|_t$ is a strict total order. From the properties of $\text{abs}_{I_{SV}, SV}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$, we can easily see that it implies $\text{po}'|_t$ is also a strict total order. Secondly, there exists well-formed v_R , v_W , rf , mo , and nfo such that ib is irreflexive, $\text{stmp} = \text{stmp}_{RL}$, and $\text{so} = \text{iso} \cup \text{rf}_e \cup \text{pfp} \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup ([\text{Inst}]; \text{ib})$.

We define the concretisation function g as follows. The two involved cases are illustrated in Fig. 25.

- For an event $e' = (t, _, (\text{Read}_{SV}, (x), v))$, the only subevent is $(e', \text{aCR}) \in \text{SEvent}'$. By definition of the abstraction f , the set $\llbracket I_{SV}(t, \text{Read}_{SV}, (x)) \rrbracket_t = \llbracket \text{Read}(x_{n(t)}) \rrbracket_t = \{ \langle \langle v', 0 \rangle, \{ (t, \iota, \langle \text{Read}, x_{n(t)}, v' \rangle) \}_G \mid v' \in \text{Val} \wedge \iota \in \text{ActionId} \} \}$ contains $\langle \langle v, 0 \rangle, \langle E, \text{po} \rangle|_{f^{-1}(e')} \rangle$, so there is an event $e = (t, _, (\text{Read}, (x_{n(t)}), v)) \in E$ with $f(e) = e'$. From the definition of stmp_{RL} , it is associated to a single subevent $(e, \text{aCR}) \in \mathcal{G}. \text{SEvent}$, and we define $g(e', \text{aCR}) = (e, \text{aCR})$. The first condition of g trivially holds for this input since the output uses the same stamp: for any stamp a_0 we can choose $(e_1, a_1) = (e_2, a_2) = (e, \text{aCR})$ using the Id function, and the to order is preserved for any previous or later stamp.
- For an event $e' = (t, _, (\text{Write}_{SV}, (x), v), ()))$, a similar reasoning allows us to choose $g(e', \text{aCW}) = (e, \text{aCW})$ with $e = (t, _, (\text{Write}, (x_{n(t)}), v), ())) \in f^{-1}(e')$.
- For an event $e' = (t, _, (\text{Wait}_{SV}, (d), ()))$, a similar reasoning allows us to choose $g(e', \text{aWT}) = (e, \text{aWT})$ with $e = (t, _, (\text{Wait}, (d), ())) \in f^{-1}(e')$.
- For an event $e' = (t, _, (\text{Bcast}_{SV}, (x, d, \{n_1; \dots; n_k\}), ()))$ and a subevent (e', aNLR_{n_i}) , with $1 \leq i \leq k$, since the implementation of e' contains $\text{Put}(x_{n_i}, x_{n(t)}, d)$, the abstraction f similarly implies an event $e = (t, _, (\text{Put}, (x_{n_i}, x_{n(t)}, d), ())) \in f^{-1}(e')$. This case is illustrated in Fig. 25a. As before, given stmp_{RL} , we can choose $g(e', \text{aNLR}_{n_i}) = (e, \text{aNLR}_{n_i})$ and the first condition on g holds using the identity function.
- Similarly for an event $e' = (t, _, (\text{Bcast}_{SV}, (x, d, \{n_1; \dots; n_k\}), ()))$ and a subevent (e', aNRW_{n_i}) , we can choose $g(e', \text{aNRW}_{n_i}) = (e, \text{aNRW}_{n_i})$ with $e = (t, _, (\text{Put}, (x_{n_i}, x_{n(t)}, d), ())) \in f^{-1}(e')$. This is also illustrated in Fig. 25a.
- For an event $e' = (t, _, (\text{GF}_{SV}, (\{n_1; \dots; n_k\}), ()))$ and a subevent (e', aGF_{n_i}) , the relevant part of the implementation $f^{-1}(e')$ of e' contains an event of label $\text{Get}(\perp_{n(t)}, \perp_{n_i}, d_0)$ (with stamps aNR_{n_i} and aNLW_{n_i}) followed by one of label $\text{Wait}(d_0)$ (with stamp aWT). See Fig. 25b for an illustration. Since the restrictive stamp aGF_{n_i} needs to be implemented using weaker

stamps, the choice of g is more delicate. We choose for g to map to the last subevent, i.e. $g(e', aGF_{n_i}) = (e, aWT)$ with $e = (t, _, (Wait, (d_0, ()))) \in f^{-1}(e')$, and we need to check the stamp ordering is preserved. For a later stamp a_0 such that $(aGF_{n_i}, a_0) \in \text{to}$, we can simply use $(e_2, a_2) = (e, aWT)$ using the Id function. We have $(aWT, a_0) \in \text{to}$ by definition (in Fig. 10, lines E and K are identical). For an earlier stamp a_0 such that $(a_0, aGF_{n_i}) \in \text{to}$, we use the entry point $(e_1, a_1) = ((t, _, (Get, (\perp_n(t), \perp_{n_i}, d_0), ())), aNLW_{n_i})$, as illustrated in Fig. 25b. As previously, we clearly have $e_1 \in f^{-1}(e')$. We have $(a_0, aNLW_{n_i}) \in \text{to}$ by definition (in Fig. 10, columns 9 and 11 are identical). We also need to check that $((e_1, aNLW_{n_i}), (e, aWT)) \in \text{hb}$. Since \mathcal{G} is $\{\text{RDMA}^{\text{WAIT}}\}$ -consistent, this is simply because $((e_1, aNLW_{n_i}), (e, aWT)) \in \text{pfg} \subseteq \text{so} \subseteq \text{hb}$ as the two events are in po and use the same identifier d_0 .

Now we need to find so' such that $g(\text{so}') \subseteq \text{hb}$ and such that $\mathcal{G}' = \langle E', \text{po}', \text{stmp}', \text{so}', \text{hb}' \rangle$ is sv-consistent for any reasonable hb' . Actually, since hb' does not appear in the consistency predicate, we can ignore the properties of hb' and we need to check that $\langle E', \text{po}', \text{stmp}', \text{so}', _ \rangle$ is sv-consistent. For this, we need to choose well-formed v'_R, v'_W, rf' , and mo' .

For v'_R and v'_W , we simply take $v'_R(s') \triangleq v_R(g(s'))$ and $v'_W(s') \triangleq v_W(g(s'))$. For the methods Write_{sv} and Read_{sv} , these new functions v'_R and v'_W respect the value read/written, since v_R and v_W do so in $\mathcal{G}.\text{SEvent}$. Similarly, if $s'_1 = (e', aNLR_n) \in \text{SEvent}'$ and $s'_2 = (e', aNRW_n) \in \text{SEvent}'$ (so e' calls the Bcast_{sv} method), then by definition of g they are mapped to $s_1 = (e, aNLR_n)$ and $s_2 = (e, aNRW_n)$ using the same Put event and so $v'_R(s'_1) = v_R(s_1) = v_W(s_2) = v'_W(s'_2)$ since v_R and v_W are well-formed.

We define $\text{rf}' \triangleq \bigcup_n \text{rf}'^n$ and $\text{mo}' \triangleq \bigcup_{x,n} \text{mo}'^n_x$ from rf and mo as follows:

$$\begin{aligned} \text{rf}'^n &\triangleq \{(w, r) \mid r \in \mathcal{G}'.\mathcal{R}^n \wedge (g(w), g(r)) \in \text{rf}\} \\ \text{mo}'^n_x &\triangleq \{(w_1, w_2) \mid (g(w_1), g(w_2)) \in \text{mo}_{x_n}\} \end{aligned}$$

As an illustration, Fig. 26 shows how v'_R, v'_W, rf' , and mo' are defined on a small program. The relations naturally carry over from the implementation to the client program. In general, we show that rf' and mo' are indeed well formed (see 3.4).

It is straightforward to check that $\text{rf}'^n \subseteq \mathcal{G}'.\mathcal{W}^n \times \mathcal{G}'.\mathcal{R}^n$. If $(s'_1, s'_2) \in \text{rf}'^n$, then $(g(s'_1), g(s'_2)) \in \text{rf}$ and $v'_W(s'_1) = v_W(g(s'_1)) = v_R(g(s'_2)) = v'_R(s'_2)$.

We argue that if $s'_2 \notin \text{img}(\text{rf}'^n)$ then $g(s'_2) \notin \text{img}(\text{rf})$. This might not be obvious since rf is bigger, as it has for instance statements about the \perp_n locations. The reason is that, for each node n and sv location x , the relation g^{-1} is total and functional on $\mathcal{G}.\mathcal{W}_{x_n}$, i.e. every write subevent in the implementation (outside those on the dummy locations \perp_n) is associated with a write subevent of the sv library. This can be checked by considering I_{sv} and the different cases of the definition of g . Thus if $(s_1, g(s'_2)) \in \text{rf}$ there is s'_1 such that $g(s'_1) = s_1$ and $s'_2 \in \text{img}(\text{rf}'^n)$. So for a subevent $s'_2 \notin \text{img}(\text{rf}'^n)$ we have $g(s'_2) \notin \text{img}(\text{rf})$ and $v'_R(s'_2) = v_R(g(s'_2)) = 0$.

We also need to check that each mo'^n_x is a strict total order on $\mathcal{G}'.\mathcal{W}_{x_n}^n$. This is simply because for all $s' \in \mathcal{G}'.\mathcal{W}_{x_n}^n$ we have $g(s') \in \mathcal{G}.\mathcal{W}_{x_n}$, and we know mo is a strict total order on $\mathcal{G}.\mathcal{W}_{x_n}$.

Now that v'_R, v'_W, rf' , and mo' are defined, the derived relations $\text{pf}', \text{rb}', \text{iso}', \text{rf}'_e$, and $\text{so}' \triangleq \text{iso}' \cup \text{rf}'_e \cup \text{pf}' \cup \text{rb}' \cup \text{mo}'$ are also available (see 3.4). We then need to prove that $g(\text{so}') \subseteq \text{hb}$, which can be checked component by component.

- If $(s'_1, s'_2) \in \text{iso}'$, then there is n and $e' = (t, _, (\text{Bcast}_{\text{sv}}, (x, _, \{\dots; n; \dots\}), _)) \in E'$ such that $s'_1 = (e', aNLR_n)$ and $s'_2 = (e', aNRW_n)$. By definition of g , there is $e = (t, _, (\text{Put}, (x_n, x_{n(t)}, _, _)) \in f^{-1}(e')$ such that $g(s'_1) = (e, aNLR_n)$ and $g(s'_2) = (e, aNRW_n)$. And by definition of $\mathcal{G}.\text{iso}$, we have $(g(s'_1), g(s'_2)) \in \mathcal{G}.\text{iso} \subseteq \text{so} \subseteq \text{hb}$.
- By definition $g(\text{rf}') \subseteq \text{rf}$. We want to show $g(\text{rf}'_e) \subseteq \text{rf}_e \subseteq \text{so} \subseteq \text{hb}$. Note that for all node n and subevent $s' \in \mathcal{G}'.\mathcal{R}^n \cup \mathcal{G}'.\mathcal{W}^n$, the function g maps to a subevent using the same stamp: $s'.a = g(s').a$. Also, from the abstraction f , we know that g preserves the program order:

if $(s'_1, s'_2) \in \text{po}'$, then $(g(s'_1), g(s'_2)) \in \text{po}$. Thus g preserves the internal/external distinction: $g(\text{rf}'_i) \subseteq \text{rf}_i$ and $g(\text{rf}'_e) \subseteq \text{rf}_e$, which implies $g(\text{rf}'_e) \subseteq \text{hb}$.

- If $(s'_1, s'_2) \in \text{pf}'$, then by definition there is $d, n, e'_1 = (_, _, (\text{Bcast}_{\text{sv}}, (_, d, \{\dots; n; \dots\}), _))$, and $e'_2 = (_, _, (\text{Wait}_{\text{sv}}, (d, _)))$ such that $(e'_1, e'_2) \in \text{po}'$, $s'_1 = (e'_1, \text{aNLN}_n)$, and $s'_2 = (e'_2, \text{aWT})$. From the abstraction f and the definition of g , there is $e_1 = (_, _, (\text{Put}, (_, _, d), _))$ and $e_2 = (_, _, (\text{Wait}, (d, _)))$ such that $(e_1, e_2) \in \text{po}$, $g(s'_1) = (e_1, \text{aNLN}_n)$, and $g(s'_2) = (e_2, \text{aWT})$.

This case is illustrated in Fig. 27. We have $(e_1, \text{aNLN}_n) \xrightarrow{\mathcal{G}.\text{iso}} (e_1, \text{aNRW}_n) \xrightarrow{\mathcal{G}.\text{pfp}} (e_2, \text{aWT})$, and so $((e_1, \text{aNLN}_n), (e_1, \text{aNLN}_n)) \in \mathcal{G}.\text{ib}$. Since $(e_1, \text{aNLN}_n) \in \mathcal{G}.\text{aNLN}_n \subseteq \mathcal{G}.\text{Inst}$, we have $(g(s'_1), g(s'_2)) \in ([\mathcal{G}.\text{Inst}]; \mathcal{G}.\text{ib}) \subseteq \text{so} \subseteq \text{hb}$.

- We can check that $g(\text{rb}') \subseteq \text{rb}$, which intuitively comes from the correspondence between rf'/mo' and rf/mo . If $(s'_1, s'_2) \in \text{rb}'$, then by definition there is x such that $s'_1 \in \mathcal{G}'.\mathcal{R}^n$, $s'_2 \in \mathcal{G}'.\mathcal{W}_x^n$, $\text{loc}(s'_1) = x = \text{loc}(s'_2)$, and either $(s'_1, s'_2) \in ((\text{rf}'^n)^{-1}; \text{mo}'^n_x)$ or $s'_2 \notin \text{img}(\text{rf}'^n)$. Since $\mathcal{G}'.\mathcal{R}^n \cap \mathcal{G}'.\mathcal{W}^n = \emptyset$, as the library does not have any read-modify-write method, we also know $s'_1 \neq s'_2$ and by definition of g that $g(s'_1) \neq g(s'_2)$.
 - If there is s'_3 such that $(s'_3, s'_1) \in \text{rf}'^n$ and $(s'_3, s'_2) \in \text{mo}'^n_x$, then by definition $(g(s'_3), g(s'_1)) \in \text{rf}$ and $(g(s'_3), g(s'_2)) \in \text{mo}_{x,n}$, so $(g(s'_1), g(s'_2)) \in \text{rb}$.
 - If $s'_2 \notin \text{img}(\text{rf}'^n)$ then $g(s'_2) \notin \text{img}(\text{rf})$ (proved earlier) and $(g(s'_1), g(s'_2)) \in \text{rb}$.
 And so $g(\text{rb}') \subseteq \text{rb} \subseteq \text{so} \subseteq \text{hb}$.
- Finally we have $g(\text{mo}') \subseteq \text{mo} \subseteq \text{so} \subseteq \text{hb}$ by definition.

Thus $g(\text{so}') \subseteq \text{hb}$.

Lastly, we are left to prove that $[\text{aCR}]; (\text{po}'^{-1} \cap \text{rb}'); [\text{aCW}] = \emptyset$. This comes from the fact that $[\text{aCR}]; (\text{po}^{-1} \cap \text{rb}); [\text{aCW}] \subseteq \text{rb}_i \subseteq \text{ib}$, $[\text{aCW}]; \text{po}; [\text{aCR}] \subseteq \text{ippb} \subseteq \text{ib}$, and $g(\text{rb}') \subseteq \text{rb}$ (proved earlier). So if $(s'_1, s'_2) \in [\text{aCR}]; (\text{po}'^{-1} \cap \text{rb}'); [\text{aCW}]$, we have $(g(s'_1), g(s'_2)) \in [\text{aCR}]; (\text{po}^{-1} \cap \text{rb}); [\text{aCW}] \subseteq \text{ib} \cap \text{ib}^{-1} = \emptyset$ which is not possible, since we know ib is transitive and irreflexive.

Thus \mathcal{G}' is sv-consistent and the implementation I_{SV} is locally sound. \square

COROLLARY G.2. *The implementation I_{SV} is sound.*

G.2 msw Library

THEOREM G.3. *Given a function size , the implementation $I_{\text{MSW}}^{\text{size}}$ (§G.6.1) of the MSW library into $\text{RDMA}^{\text{WAIT}}$ given in the paper is locally sound.*

PROOF. We assume an $\{\text{RDMA}^{\text{WAIT}}\}$ -consistent execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ which is abstracted via f to $\langle E', \text{po}' \rangle$ that uses the msw library, i.e. $\text{abs}_{I_{\text{MSW}}^{\text{size}}, \text{MSW}}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$ holds. We need to provide stmp' , so' , and $g: \langle E', \text{po}' \rangle, \text{stmp}' \rangle \rightarrow \mathcal{G}.\text{SEvent}$ respecting some conditions. From $\langle E', \text{po}' \rangle$, we simply take $\text{stmp}' = \text{stmp}_{\text{MSW}}$.

Since the implementation $I_{\text{MSW}}^{\text{size}}$ maps events that do not respect the size function to non-terminating loops, the abstraction f tells us that every event in E' does respect the size.

Since \mathcal{G} is $\{\text{RDMA}^{\text{WAIT}}\}$ -consistent, it means $(\text{ppo} \cup \text{so})^+ \subseteq \text{hb}$, hb is transitive and irreflexive, and \mathcal{G} is $\text{RDMA}^{\text{WAIT}}$ -consistent. Firstly, it means that $\langle E, \text{po} \rangle$ respects nodes. From the properties of $\text{abs}_{I_{\text{MSW}}^{\text{size}}, \text{MSW}}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$, we can easily see that it implies $\langle E, \text{po} \rangle$ respects nodes, as the implementation locations are mapped to the same nodes: $n(x_1) = \dots = n(x_{\text{size}(x)}) = n(x)$. Secondly, there exists well-formed $v_R, v_W, \text{rf}, \text{mo}$, and nfo such that ib is irreflexive, $\text{stmp} = \text{stmp}_{\text{RL}}$, and $\text{so} = \text{iso} \cup \text{rf}_e \cup \text{pfg} \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup ([\text{Inst}]; \text{ib})$.

We define g as follows.

- For an event $e' = (t, _, (\text{Write}^{\text{MSW}}, (x, \bar{v}), ()))$, we choose $g(e', \text{aCW}) = (e, \text{aCW})$ with $e = (t, _, (\text{Write}, (x_0, \text{hash}(\bar{v})), ())) \in f^{-1}(e')$.

- For an event $e' = (t, _, (\text{TryRead}^{\text{MSW}}, (x), \tilde{v}))$, we choose $g(e', \text{aCR}) = (e, \text{aCR})$ with $e = (t, _, (\text{Read}, (x_0), v_0))$ and $v_0 = \text{hash}(\tilde{v})$.
- For an event $e' = (t, _, (\text{TryRead}^{\text{MSW}}, (x), \perp))$, we choose $g(e', \text{aWT}) = (e, \text{aCR})$ with $e = (t, _, (\text{Read}, (x_0), v_0))$.
- For an event $e' = (t, _, (\text{Put}^{\text{MSW}}, (x, y, d), ()))$, we choose $g(e', \text{aNL}R_{n(x)}) = (e, \text{aNL}R_{n(x)})$ and $g(e', \text{aNL}W_{n(x)}) = (e, \text{aNL}W_{n(x)})$ with $e = (t, _, (\text{Put}, (x_0, y_0, d), ()))$.
- For an event $e' = (t, _, (\text{Get}^{\text{MSW}}, (x, y, d), ()))$, we choose $g(e', \text{aNL}R_{n(y)}) = (e, \text{aNL}R_{n(y)})$ and $g(e', \text{aNL}W_{n(y)}) = (e, \text{aNL}W_{n(y)})$ with $e = (t, _, (\text{Get}, (x_0, y_0, d), ()))$.
- For an event $e' = (t, _, (\text{Wait}^{\text{MSW}}, (d), ()))$, we choose $g(e', \text{aWT}) = (e, \text{aWT})$ with $e = (t, _, (\text{Wait}, (d), ()))$.

This definition of g clearly preserves **to** (first property to check) using the identity function, since aCR and aWT have the same relation to other stamps.

Note that for every location x , every write subevent on x_0 in the implementation is in the image of g .

Now we need to find so' such that $g(\text{so}') \subseteq \text{hb}$ and such that $\mathcal{G}' = \langle E', \text{po}', \text{stmp}', \text{so}', _ \rangle$ is MSW -consistent. For this, we need to choose well-formed v'_R , v'_W , rf' , mo' , and nfo' . We define $v'_R(s') = \text{hash}^{-1}(v_R(g(s')))$, and similarly for v'_W . E.g., when the implementation of $\text{Put}^{\text{MSW}}(x, y, d)$ reads (and writes) the values $\text{hash}((v_1, \dots, v_{\text{size}(x)}))$, $v'_1, \dots, v'_{\text{size}(x)}$, we pretend $\text{Put}^{\text{MSW}}(x, y, d)$ actually reads $(v_1, \dots, v_{\text{size}(x)})$, even if the following data is corrupted and does not correspond to the hash. For the sake of simplicity, we assume that $\text{hash}(\bar{0}) = 0$, or equivalently that the hash locations can be initialised to $\text{hash}(\bar{0})$. For $\text{Write}^{\text{MSW}}$ events, the v'_W function matches the values written, as required. For a succeeding $\text{TryRead}^{\text{MSW}}$ event, the if-then-else construct ensures that the value returned is the inverse of the hash, matching the v'_R function as required.

We then define $\text{rf}' = \{(s'_1, s'_2) \mid (g(s'_1), g(s'_2)) \in \text{rf}\}$, $\text{mo}' = \{(s'_1, s'_2) \mid (g(s'_1), g(s'_2)) \in \text{mo}\}$, and $\text{nfo}' = \{(s'_1, s'_2) \mid (g(s'_1), g(s'_2)) \in \text{nfo}\}$, and they are well-formed:

- If $(s'_1, s'_2) \in \text{rf}'$, then we have $v'_W(s'_1) = \text{hash}^{-1}(v_W(g(s'_1))) = \text{hash}^{-1}(v_R(g(s'_2))) = v'_R(s'_2)$. If $s'_2 \notin \text{img}(\text{rf}')$ on location x , then since every write subevent on x_0 in the implementation is in the image of g we have $g(s'_2) \notin \text{img}(\text{rf})$ and $v'_R(s'_2) = \text{hash}^{-1}(v_R(g(s'_2))) = \text{hash}^{-1}(0) = \bar{0}$.
- mo'_x is total on $\mathcal{G}' \cdot \mathcal{W}_x$ since mo_{x_0} is total on $\mathcal{G} \cdot \mathcal{W}_{x_0}$ and every write on x_0 is in the image of g .
- If $t(s'_1) = t(s'_2)$ and $(s'_1, s'_2) \in \mathcal{G}' \cdot \text{aNL}R_n \times \mathcal{G}' \cdot \text{aNL}W_n$ (resp. $\mathcal{G}' \cdot \text{aNL}R_n \times \mathcal{G}' \cdot \text{aNL}W_n$) then $t(g(s'_1)) = t(s'_1) = t(s'_2) = t(g(s'_2))$ and $(g(s'_1), g(s'_2)) \in \mathcal{G} \cdot \text{aNL}R_n \times \mathcal{G} \cdot \text{aNL}W_n$. So $(g(s'_1), g(s'_2)) \in \text{nfo} \cup \text{nfo}^{-1}$ and we also have $(s'_1, s'_2) \in \text{nfo}' \cup \text{nfo}'^{-1}$.

It is straightforward to see that $g(\text{rf}') \subseteq \text{rf}$, $g(\text{mo}') \subseteq \text{mo}$, $g(\text{nfo}') \subseteq \text{nfo}$, $g(\text{pfg}') \subseteq \text{pfg}$, $g(\text{pfp}') \subseteq \text{pfp}$, $g(\text{ippo}') \subseteq \text{ippo}$, $g(\text{ppo}') \subseteq \text{ppo}$, $g(\text{rf}'_e) \subseteq \text{rf}_e$, and $g(\text{iso}') \subseteq \text{iso}$. The only non-obvious relation might be $g(\text{rb}') \subseteq \text{rb}$. Let $(s'_1, s'_2) \in \text{rb}'$:

- If $s'_2 \notin \text{img}(\text{rf}')$, as mentioned earlier we have $g(s'_2) \notin \text{img}(\text{rf})$ and thus $(g(s'_1), g(s'_2)) \in \text{rb}$.
- If there is s'_3 such that $(s'_3, s'_1) \in \text{rf}'$ and $(s'_3, s'_2) \in \text{mo}'$, then we have $(g(s'_3), g(s'_1)) \in \text{rf}$ and $(g(s'_3), g(s'_2)) \in \text{mo}$, and so $(g(s'_1), g(s'_2)) \in \text{rb}$.

And of course $g(\text{rb}') \subseteq \text{rb}$ also holds since the stamps are preserved.

Thus we have $g(\text{ib}') \subseteq \text{ib}$, implying ib' is irreflexive, $g(\text{so}') \subseteq \text{so} \subseteq \text{hb}$, and we have $\mathcal{G}' = \langle E', \text{po}', \text{stmp}', \text{so}', _ \rangle$ is MSW -consistent. \square

COROLLARY G.4. *The implementation $I_{\text{MSW}}^{\text{size}}$ is sound.*

G.3 BAL Library

THEOREM G.5. *Given a function b , the implementation I_{BAL}^b of the BAL library into sv given in the paper is locally sound.*

PROOF. We assume an $\{sv\}$ -consistent execution $\mathcal{G} = \langle E, po, stmp, so, hb \rangle$ which is abstracted via f to $\langle E', po' \rangle$ that uses the BAL library, i.e. $abs_{I_{BAL}^b}^f(\langle E, po \rangle, \langle E', po' \rangle)$ holds. We need to provide $stmp'$, so' , and $g : \langle E', po', stmp' \rangle.SEvent \rightarrow \mathcal{G}.SEvent$ respecting some conditions. From $\langle E', po' \rangle$, we simply take $stmp' = stmp_{BAL}$.

Since \mathcal{G} is $\{sv\}$ -consistent, it means $(ppo \cup so)^+ \subseteq hb$, hb is transitive and irreflexive, and \mathcal{G} is sv -consistent. Firstly, it means that for all thread t we have $po|_t$ is a strict total order. From the properties of $abs_{I_{BAL}^b}^f(\langle E, po \rangle, \langle E', po' \rangle)$, we can easily see that it implies $po'|_t$ is also a strict total order. Secondly, $stmp = stmp_{sv}$ and there exists well-formed v_R, v_W, rf , and mo such that $[aCR]; (po^{-1} \cap rb); [aCW] = \emptyset$ and $so = iso \cup rf_e \cup pf \cup rb \cup mo$.

By definition of the abstraction, for each event $e' = (t, _, (BAR_{BAL}, (x), ())) \in E'$ we have $\langle (t, 0), \langle E, po \rangle|_{f^{-1}(e')} \rangle \in \llbracket I_{BAL}^b(t, BAR_{BAL}, (x)) \rrbracket_t$. Since by definition $\llbracket loop\{() \} \rrbracket_t = \emptyset$, we necessarily have $t \in b(x)$. We note $s_n = \{n(t_i) \mid t_i \in b(x)\}$ the nodes involved in the barrier. The size of $E|_{f^{-1}(e')}$ depends on how many times the loops read the locations of other threads, but this subgraph contains at least the global fence $e_{GF} = (t, _, (GF_{sv}, (s_n), ()))$, the first read $e_{FR} = (t, _, (Read_{sv}, (x_t), (v)))$, the write $e_W = (t, _, (Write_{sv}, (x_t, v+1), ()))$, and the last read $e_{LR} = (t, _, (Read_{sv}, (x_{t_k}), (v')))$ with $v' > v$, such that for any other event $e_0 \in E|_{f^{-1}(e')}$ besides these four, we have $e_{GF} \xrightarrow{po} e_{FR} \xrightarrow{po} e_W \xrightarrow{po} e_0 \xrightarrow{po} e_{LR}$. If all threads are not on the same nodes, we also have a broadcast event $e_{BR} = (t, _, (Bcast_{sv}, (x_t, _, (s_n \setminus \{n(t)\})), ()))$ with $e_W \xrightarrow{po} e_{BR}$.

We define g as expected: $g(e', aGF_n) \triangleq (e_{GF}, aGF_n)$ for $n \in s_n$, and $g(e', aCR) \triangleq (e_{LR}, aCR)$. This clearly preserves to (first property of g) using the identity function.

We also define $o(e') \triangleq v+1$, i.e. the value written by e_W . For a location x , we note $c_x \triangleq \max_{(e' \in E_x)} o(e')$ the maximum value attributed to a barrier call on x . We are forced to take the only valid synchronisation order $so' = \bigcup_{x \in Loc} \bigcup_{1 \leq i \leq c_x} \{((e'_i, aGF_n), (e'_2, aCR)) \mid e'_1, e'_2 \in (E'_x \cap o^{-1}(i))\}$ and we need to show that $g(so') \subseteq hb$ and that $\mathcal{G}' = \langle E', po', stmp', so', _ \rangle$ is BAL-consistent.

Let us start with the conditions on \mathcal{G}' , where we need to check that c_x and o respect some properties. By definition, for $e' \in E'_x$ we have $1 \leq o(e') \leq c_x$. For a thread $t \notin b(x)$, we have seen that the implementation prevents any event on x . For a thread $t \in b(x)$, we will show $\#(E'_x|_t) = c_x$ by checking that every number from 1 to c_x is attributed once.

Note that, for a given thread t and location x , since E' only contains barrier calls, only the events e_W of the form $(t, _, (Write_{sv}, (x_t, v+1), ()))$ are able to modify the value of x_t on node $n(t)$ ⁵. Similarly, the value of x_t on another node can only be modified by a broadcast event from the thread t , thus copying the value written by an e_W event.

Firstly, let us show c_x is attributed on every participating thread t . By definition of c_x there is e'_0 on thread t_0 writing c_x . From the definition of the implementation of e'_0 , there is a loop that only finishes when reading x_t with value $v' \geq c_x$. This value v' can only be created by an event $e' \in E'_x|_t$, and we have $o(e') = v' \geq c_x$. Since c_x is defined as the maximum of such values, we have $v' = c_x$ and c_x is attributed on t .

Secondly, let us show that if $v+2$ is attributed, then $v+1$ is attributed. This is simply because if $o(e'_2) = v+2$, i.e. the implementation of e'_2 writes $v+2$, then the initial read events $e_{FR} = (t, _, (Read_{sv}, (x_t), (v+1))) \in f^{-1}(e'_2)$ reads the value $v+1$. As before, this value can only be created by an event $e'_1 \in E'_x|_t$, and we have $o(e'_1) = v+1$.

⁵This is why the broadcast event must *not* overwrite x_t with itself on node $n(t)$.

Thirdly, let us show that if $e'_1, e'_2 \in E'_x$ and $(e'_1, e'_2) \in \text{po}'$ then $o(e'_1) < o(e'_2)$. By contradiction, let us assume $(e'_1, e'_2) \in \text{po}'|_{\text{imm}}$ the first pair (in $\text{po}'|_{E'_x}$ order) such that $o(e'_1) = i + 1 \geq j + 1 = o(e'_2)$. As previously, their implementations have events $e_{FR}^1 = (t, _, (\text{Read}_{sv}, (x_t), (i))) \in f^{-1}(e'_1)$, $e_W^1 = (t, _, (\text{Write}_{sv}, (x_t, i+1), ())) \in f^{-1}(e'_1)$, and $e_{FR}^2 = (t, _, (\text{Read}_{sv}, (x_t), (j))) \in f^{-1}(e'_2)$, with $e_{FR}^1 \xrightarrow{\text{po}} e_W^1 \xrightarrow{\text{po}} e_{FR}^2$. Let $s_2 = (e_{FR}^2, \text{aCR})$ and $s_1 = (e_W^1, \text{aCW})$. Since we know $[\text{aCR}]; (\text{po}^{-1} \cap \text{rb}); [\text{aCW}] = \emptyset$, showing $(s_2, s_1) \in \text{rb}$ would be a contradiction.

- If $(_, s_2) \notin \text{rf}$ (i.e. $j = 0$), then $(s_2, s_1) \in \text{rb}$ is a contradiction.
- If $(s_3, s_2) \in \text{rf}$ with $(s_2, s_3) \in \text{po}$, then since s_3 uses the stamp aCW we have $(s_2, s_3) \in \text{ppo} \subseteq \text{hb}$ and $(s_3, s_2) \in \text{rf}_e \subseteq \text{so} \subseteq \text{hb}$. Thus we have an **hb** cycle, which is a contradiction.
- If $(s_3, s_2) \in \text{rf}$ with $(s_3, s_2) \in \text{po}$, since $(e'_1, e'_2) \in \text{po}'|_{\text{imm}}$ there is no write in-between s_1 and s_2 and thus $(s_3, s_1) \in \text{po}$. Since $\text{orange}_{x_t}^{n(t)}$ is included in **hb** and only uses the stamp aCW , it coincides with po and so $(s_3, s_1) \in \text{orange}$ and $(s_2, s_1) \in \text{rb}$ is a contradiction.

Thus $(e'_1, e'_2) \in \text{po}'$ implies $o(e'_1) < o(e'_2)$.

By combining the pieces above, every number from 1 to c_x is attributed exactly once and $\#(E_x|_t) = c_x$. This concludes the properties on \mathcal{G}' and we have that $\mathcal{G}' = \langle E', \text{po}', \text{stmp}', \text{so}', _ \rangle$ is BAL-consistent.

Finally, the last part of the proof is to check that $g(\text{so}') \subseteq \text{hb}$. Let us assume $s'_1 = (e'_1, \text{aGF}_n)$, $s'_2 = (e'_2, \text{aCR})$, and $(s'_1, s'_2) \in \text{so}'$ for some x and i on threads t_1 and t_2 . So $e'_1, e'_2 \in E'_x$ and $o(e'_1) = o(e'_2) = i$. By definition of the implementation and g we have $e_{GF}^1 \xrightarrow{\text{po}} e_W^1$ in $f^{-1}(e'_1)$ with $g(s'_1) = (e_{GF}^1, \text{aGF}_n)$, as well as $e^2 \xrightarrow{\text{po}} e_{LR}^2$ in $f^{-1}(e'_2)$ with $g(s'_2) = (e_{LR}^2, \text{aCR})$ and $e^2 = (t_2, _, (\text{Read}_{sv}, (x_{t_1}), (v)))$ is the last read of the loop for thread t_1 reading a value $v' \geq i$. In the very specific case where $t_1 = t_2$, we have $(g(s'_1), g(s'_2)) \in \text{ppo} \subseteq \text{hb}$. Otherwise, let $s_1 = (e_W^1, \text{aCW})$ and $s_2 = (e^2, \text{aCR})$. By definition of **to** we have $(g(s'_1), s_1) \in \text{ppo} \subseteq \text{hb}$ and $(s_2, g(s'_2)) \in \text{ppo} \subseteq \text{hb}$, so we are left to prove $(s_1, s_2) \in \text{hb}$.

If t_1 and t_2 are on the same node, there is no broadcast involved. If s_2 reads from s_1 (i.e. $v' = i$), then we immediately have $(s_1, s_2) \in \text{rf}_e \subseteq \text{so} \subseteq \text{hb}$. Else (i.e. $v' > i$) s_2 reads from some subevent (e^3, aCW) on thread t_1 in the implementation of a later barrier, with $o(f(e^3)) = v'$. From the properties of o and the abstraction we have $(e_W^1, e^3) \in \text{po}$. So $(s_1, s_2) \in (\text{ppo}; \text{rf}_e) \subseteq \text{hb}$.

If t_1 and t_2 are on different nodes n_1 and n_2 , the reasoning is similar except a broadcast from t_1 bridges the gap. There is $e_B = (t_1, _, (\text{Bcast}_{sv}, (x_{t_1}, _, \{\dots; n_2; \dots\}), ()))$ such that $((e_B, \text{aNL}_n), (e_B, \text{aNRW}_{n_2})) \in \text{iso} \subseteq \text{hb}$, $((e_B, \text{aNRW}_{n_2}), s_2) \in \text{rf}_e \subseteq \text{hb}$, and (e_B, aNRW_{n_2}) reads the same value v' . We fall back to the previous case: if (e_B, aNRW_{n_2}) reads from s_1 we have $(s_1, (e_B, \text{aNRW}_{n_2})) \in \text{rf}_e \subseteq \text{hb}$; if it reads from a later write we have $(s_1, (e_B, \text{aNRW}_{n_2})) \in (\text{ppo}; \text{rf}_e) \subseteq \text{hb}$. In all cases, we have $(s_1, s_2) \in \text{hb}$. \square

COROLLARY G.6. *The implementation $I_{\text{BAL}}^{\text{rb}}$ is sound.*

G.4 RBL Library

THEOREM G.7. *Given the functions wthd and rthd and a size S , the implementation $I_{S, \text{RBL}}^{\text{wthd}, \text{rthd}}$ of the RBL library into sv given in the paper is locally sound.*

PROOF. We assume an $\{\text{sv}\}$ -consistent execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ which is abstracted via f to $\langle E', \text{po}' \rangle$ that uses the RBL library, i.e. $\text{abs}_{I_{S, \text{RBL}}^{\text{wthd}, \text{rthd}}}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$ holds. We need to provide stmp' , so' , and $g : \langle E', \text{po}', \text{stmp}' \rangle. \text{SEvent} \rightarrow \mathcal{G}. \text{SEvent}$ respecting some conditions. From $\langle E', \text{po}' \rangle$, we simply take $\text{stmp}' = \text{stmp}_{\text{RBL}}$.

Since the implementation $I_{S, \text{RBL}}^{\text{wthd}, \text{rthd}}$ maps events that do not respect rthd or wthd to non-terminating loops, the abstraction f tells us that every event in E' does respect these functions.

Since \mathcal{G} is $\{\text{sv}\}$ -consistent, it means $(\text{ppo} \cup \text{so})^+ \subseteq \text{hb}$, hb is transitive and irreflexive, and \mathcal{G} is sv-consistent. Firstly, it means that for all thread t we have $\text{po}|_t$ is a strict total order. From the properties of $\text{abs}_{\text{S,RBL}}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$, we can easily see that it implies $\text{po}'|_t$ is also a strict total order. Secondly, $\text{stmp} = \text{stmp}_{\text{sv}}$ and there exists well-formed v_R, v_W, rf , and mo such that $[\text{aCR}]; (\text{po}^{-1} \cap \text{rb}); [\text{aCW}] = \emptyset$ and $\text{so} = \text{iso} \cup \text{rf}_e \cup \text{pf} \cup \text{rb} \cup \text{mo}$. Note that here mo is necessarily included in ppo and is not relevant by itself.

Let us define g .

- For $e' = (t, _, (\text{Submit}^{\text{RBL}}, (x, \bar{v}), \text{true}))$, from the definition of the implementation and the abstraction f , there is some events $e_w = (t, _, (\text{Write}_{\text{sv}}, (h^x, v), ()))$ and $e_b = (t, _, (\text{Bcast}_{\text{sv}}, (h^x, d_x, s_n), ()))$ in $f^{-1}(e')$, where $s_n = \{n(t_i) \mid t_i \in \text{rthd}(x)\} \setminus \{n(t)\}$. We define $g(e', \text{aCW}) = (e_w, \text{aCW})$, and for every $n \in s_n$ we define $g(e', \text{aNRW}_n) = (e_b, \text{aNRW}_n)$.
- For $e' = (t, _, (\text{Submit}^{\text{RBL}}, (x, \bar{v}), \text{false}))$, the first event of the implementation is $e_r = (t, _, (\text{Read}_{\text{sv}}, (h^x, v), ()))$ and we define $g(e', \text{aWT}) = (e_r, \text{aCR})$.
- For $e' = (t, _, (\text{Receive}^{\text{RBL}}, (x, r)))$, the second event of the implementation is of the form $e_r = (t, _, (\text{Read}_{\text{sv}}, (h^x, v), ()))$. If the $\text{Receive}^{\text{RBL}}$ succeeds (i.e. $r = \bar{v}$) we define $g(e', \text{aCR}) = (e_r, \text{aCR})$. If the $\text{Receive}^{\text{RBL}}$ fails (i.e. $r = \perp$) we define $g(e', \text{aWT}) = (e_r, \text{aCR})$.

Since the stamps aCR and aWT have the same relations to other stamps (see Fig. 10), the first property of g holds.

For every event in E' , we note in and out the values of the corresponding counter (h^x for a $\text{Submit}^{\text{RBL}}$, $h_{t_i}^x$ for a $\text{Receive}^{\text{RBL}}$) before and after the function call.

- For $e' = (t, _, (\text{Submit}^{\text{RBL}}, (x, \bar{v}), r)) \in E'$, there is some event $e_r = (t, _, (\text{Read}_{\text{sv}}, (h^x, v), ())) \in f^{-1}(e')$. We define $\text{in}(e') = v$. If this function fails (i.e. $r = \text{false}$), we define $\text{out}(e') = v$ as well. Otherwise, from the implementation there is $e_w = (t, _, (\text{Write}_{\text{sv}}, (h^x, v'), ())) \in f^{-1}(e')$ and we define $\text{out}(e') = v'$.
- Similarly for $e' = (t, _, (\text{Receive}^{\text{RBL}}, (x, r))) \in E'$. There is $e_r = (t, _, (\text{Read}_{\text{sv}}, (h_{t_i}^x, v), ())) \in f^{-1}(e')$, and in case of success there is $e_w = (t, _, (\text{Write}_{\text{sv}}, (h_{t_i}^x, v'), ())) \in f^{-1}(e')$. For a failure we have $\text{in}(e') = \text{out}(e') = v$, and for a success $\text{in}(e') = v$ and $\text{out}(e') = v'$.

We extend the notation to subevents: $\text{in}((e', a)) \triangleq \text{in}(e')$, and similarly for out. We have some basic properties about in and out.

- The first event of each thread has an in value of 0, and we always have $0 \leq \text{in}(e') \leq \text{out}(e')$
- For an event e' with label $(\text{Submit}^{\text{RBL}}, (x, (v_1, \dots, v_V)), \text{true})$, we have $\text{out}(e') = \text{in}(e') + V + 1$
- For an event e' with label $(\text{Receive}^{\text{RBL}}, (x, (v_1, \dots, v_V)))$, we have $\text{out}(e') = \text{in}(e') + V + 1$
- Let $E'|_{\text{Submit}^{\text{RBL}}, x}$ be the subset of E' for calls to $\text{Submit}^{\text{RBL}}$ on x , and $\text{po}'|_{\text{Submit}^{\text{RBL}}, x}$ the corresponding subset of po' . If $(e'_1, e'_2) \in (\text{po}'|_{\text{Submit}^{\text{RBL}}, x})|_{\text{imm}}$, then $\text{out}(e'_1) = \text{in}(e'_2)$. I.e., if we have two consecutive $\text{Submit}^{\text{RBL}}$ calls (e'_1 and e'_2) on x , the value of h^x at the end of the execution of e'_1 is equal to the value at the beginning of the execution of e'_2 . This comes from the semantics of sv. A Read_{sv} is required to read the last value written in program order. It cannot read from another thread or a broadcast as there is no other writing on h^x by definition of the implementation. It cannot read from a later write, since $[\text{aCW}]; (\text{rf} \cap \text{po}^{-1}); [\text{aCR}] \subseteq (\text{rf}_e \cap \text{ppo}^{-1}) \subseteq (\text{hb} \cap \text{hb}^{-1}) = \emptyset$. It cannot read from an earlier write than the last, since $[\text{aCR}]; (\text{po}^{-1} \cap \text{rb}); [\text{aCW}] = \emptyset$.
- Similarly for $\text{Receive}^{\text{RBL}}$, we can define $E'|_{\text{Receive}^{\text{RBL}}, x}$ and $\text{po}'|_{\text{Receive}^{\text{RBL}}, x}$. If $(e'_1, e'_2) \in (\text{po}'|_{\text{Receive}^{\text{RBL}}, x})|_{\text{imm}}$, then $\text{out}(e'_1) = \text{in}(e'_2)$ by the same reasoning.

We then choose the following relation \mathbf{rf}' .

$$\mathbf{rf}' \triangleq \bigcup_{n,x} \mathbf{rf}_x'^n \quad \mathbf{rf}_x'^n \triangleq (\mathcal{W}_x^n \times \mathcal{R}_x^n) \cap \{(s'_1, s'_2) \mid \text{in}(s'_1) = \text{in}(s'_2)\}$$

We take $\mathbf{so}' = \mathbf{rf}' \cup \mathbf{fb}'$, where $\mathbf{fb}' \triangleq \bigcup_{n,x} (\mathcal{G}' \cdot \mathcal{F}_x^n \times \mathcal{G}' \cdot \mathcal{W}_x^n \setminus (\text{po}'^{-1}; \mathbf{rf}'^{-1}))$. We need to prove that $g(\mathbf{so}') \subseteq \mathbf{hb}$ and that $\mathcal{G}' = \langle E', \text{po}', \text{stmp}', \mathbf{so}', _ \rangle$ is RBL-consistent. Since E' respects the functions rthd and wthd , we only need to check that \mathbf{rf}' is well-formed for the latter.

As an intermediary result, let us show that if $(s'_1, s'_2) \in \mathbf{rf}'$, with $s'_1 = (e'_1, \text{aNRW}_n)$ and $s'_2 = (e'_2, \text{aCR})$ (i.e. they are on a location x with $\text{in}(e'_1) = \text{in}(e'_2)$), then the two events write/read the same tuple \tilde{v} and we have $\text{out}(e'_1) = \text{out}(e'_2)$. We have $e'_1 = (t_1, _, (\text{Submit}^{\text{RBL}}, (x, \tilde{v}), \text{true}))$ and $e'_2 = (t_2, _, (\text{Receive}^{\text{RBL}}, (x, \tilde{v}')))$. Let us name $H = \text{in}(e'_1)$, $V = \text{len}(\tilde{v})$, and $V' = \text{len}(\tilde{v}')$. We aim to show that $\tilde{v} = \tilde{v}'$, which would also imply $\text{out}(e'_1) = \text{in}(e'_1) + V + 1 = \text{in}(e'_2) + V' + 1 = \text{out}(e'_2)$.

From the implementation of e'_1 , we have $e_{w_1} = (t_1, _, (\text{Write}_{\text{sv}}, (h^x, H + V + 1), ())) \in f^{-1}(e'_1)$ and $e_{b_1} = (t_1, _, (\text{Bcast}_{\text{sv}}, (h^x, d_x, _, ()))) \in f^{-1}(e'_1)$. We necessarily have $((e_{w_1}, \text{aCW}), (e_{b_1}, \text{aNLr}_n)) \in \mathbf{rf}$, and thus $v_w((e_{b_1}, \text{aNRW}_n)) = v_r((e_{b_1}, \text{aNLr}_n)) = H + V + 1 = \text{out}(e'_1)$. This is because e_{b_1} cannot read from an earlier read, as that would be ignoring e_{w_1} which is forbidden (from $\mathbf{rb} \in \mathbf{so}$), and cannot read from a later read because of the $\text{Wait}_{\text{sv}}(d_x)$ operation (from $\mathbf{pf} \in \mathbf{so}$) placed within each successful execution of $\text{Submit}^{\text{RBL}}(x, _)$, making sure h^x is read by the broadcast before we can modify it again. This also holds for any broadcast on h^x of other events.

From the implementation of e'_2 we have $e_r = (t_2, _, (\text{Read}_{\text{sv}}, (h^x, H'), ())) \in f^{-1}(e'_2)$. From the inequality in the implementation we have $H' > H = \text{in}(e'_2)$, so $H' \neq 0$ and the value is read from a broadcast from thread t_1 . There is $e'_3 \in E'$ such that $e_{b_3} = (t_1, _, (\text{Bcast}_{\text{sv}}, (h^x, d_x, _, ()))) \in f^{-1}(e'_3)$ with $v_w((e_{b_3}, \text{aNRW}_n)) = H' = \text{out}(e'_3)$ and $((e_{b_3}, \text{aNRW}_n), (e_r, \text{aCR})) \in \mathbf{rf}_e$. We might have $e'_1 = e'_3$ and $e_{b_1} = e_{b_3}$, but not necessarily. Since $\text{out}(e'_3) = H' > H = \text{in}(e'_1)$, we necessarily have $(e'_1, e'_3) \in (\text{po}')^*$ and thus by transitivity $((e_{b_1}, \text{aNRW}_n), (e_r, \text{aCR})) \in \mathbf{hb}$. Note that this can be written $(g(s'_1), g(s'_2)) \in \mathbf{hb}$, which proves $g(\mathbf{rf}') \subseteq \mathbf{hb}$.

The implementation of e'_1 makes several write and broadcast events of the form $e_{w_i} = (t_1, _, (\text{Write}_{\text{sv}}, (x_i, v_i), ())) \in f^{-1}(e'_1)$ and $e_{b_i} = (t_1, _, (\text{Bcast}_{\text{sv}}, (x_i, _, ()))) \in f^{-1}(e'_1)$, with $i = (H + k) \% S$ for $0 \leq k \leq V$. Note: no location x_i is written twice, since $V + 1 \leq S$ from the condition in the implementation. Similarly, the implementation of e'_2 makes several read events of the form $e_{r_i} = (t_2, _, (\text{Read}_{\text{sv}}, (x_i, v'_i), ())) \in f^{-1}(e'_2)$. It would be enough to check that each of these read event reads the value written by the corresponding write (i.e. $v_i = v'_i$).

Firstly, the value written is available. We have $(e_{w_i}, \text{aCW}) \xrightarrow{\text{ppo}} (e_{b_i}, \text{aNLr}_n) \xrightarrow{\text{iso}} (e_{b_i}, \text{aNRW}_n) \xrightarrow{\text{ppo}} (e_{b_1}, \text{aNRW}_n) \xrightarrow{\text{hb}} (e_r, \text{aCR}) \xrightarrow{\text{ppo}} (e_{r_i}, \text{aCR})$, so since \mathbf{hb} is transitive and irreflexive this implies $((e_{b_i}, \text{aNLr}_n), (e_{w_i}, \text{aCW})) \notin \mathbf{rb}$ and $((e_{r_i}, \text{aCR}), (e_{b_i}, \text{aNRW}_n)) \notin \mathbf{rb}$, and we cannot read from earlier values.

Secondly, we need to check that e_{b_i} and e_{r_i} cannot read from later values. Let us take $e_{w'_i} = (t_1, _, (\text{Write}_{\text{sv}}, (x_i, _, ()))) \in f^{-1}(e'_3)$ and $e_{b'_i} = (t_1, _, (\text{Bcast}_{\text{sv}}, (x_i, _, ()))) \in f^{-1}(e'_3)$ from some later (in po') successful $\text{Submit}^{\text{RBL}} e'_3$ on x . We use the index $_3$ to indicate values of the execution of e'_3 . We have i of the form $(H_3 + k_3) \% S$, for some $0 \leq k_3 \leq V_3$. Since $(e'_1, e'_3) \in \text{po}'$ we have $H_3 = \text{in}(e'_3) \geq \text{out}(e'_1) > (H + k)$. Thus from $(H + k) \% S = i = (H_3 + k_3) \% S$ we have $H + k + S \leq H_3 + k_3 \leq H_3 + V_3$, i.e. the indices before modulo differ by at least the size S of the buffer. From the condition in the implementation of $\text{Submit}^{\text{RBL}}$, we have $(H_3 - M_3) + (V_3 + 1) \leq S$, and so $M_3 \geq H_3 + V_3 - S + 1 \geq H + k + 1 > H = \text{in}(e'_2)$. Intuitively, this large value of M_3 indicates that e'_2 is already finished. The implementation of e'_3 makes a read $e_{r_3} = (t_1, _, (\text{Read}_{\text{sv}}, (h_{t_2}^x, v_3), ()))$ with $v_3 \geq M_3 > \text{in}(e'_2)$. The implementation of e'_2 makes a write $e_{w_2} = (t_2, _, (\text{Write}_{\text{sv}}, (h_{t_2}^x, \text{out}(e'_2)), ()))$.

By our properties of in and out, this is the first write on $h_{t_2}^x$ with value greater than H . Thus we have $((e_{w_2}, \text{aCW}), (e_{r_3}, \text{aCR})) \in \text{hb}$ by **ppo** transitivity to the write being read, and via the intermediary of some broadcast. Since $((e_{r_3}, \text{aCR}), (e_{w_2}, \text{aCW})) \in \text{ppo}$, $((e_{r_3}, \text{aCR}), (e_{w'_i}, \text{aCW})) \in \text{ppo}$ (thus $((e_{b_i}, \text{aNLN}_n), (e_{w'_i}, \text{aCW})) \in \text{hb}$), and $((e_{r_3}, \text{aCR}), (e_{b'_i}, \text{aNRW}_n)) \in \text{ppo}$, we have that e_{r_i} cannot read from a later broadcast and e_{b_i} cannot read from a later write.

Thus $\tilde{v} = \tilde{v}'$ and $\text{out}(e'_1) = \text{out}(e'_2)$, which concludes our intermediary result. The same property holds for $((e'_1, \text{aCW}), (e'_2, \text{aCR})) \in \text{rf}'$ for similar reasons. Except that if both threads are on the same node the reader can directly read the data without the help of broadcasts.

From this intermediary result, it is easy to check that **rf'** is well-formed.

- **rf'** is total and functional on its range. It is functional as two different successful $\text{Submit}^{\text{RBL}}$ events on x necessarily have different in values. We can check **rf'**⁻¹ is total by contradiction, by taking the first (lowest in value) event $s'_r \in \mathcal{G}' \cdot \mathcal{R}_x^n$ that is not related in **rf'**. If there is $s'_2 \in \mathcal{G}' \cdot \mathcal{R}_x^n$ with $(s'_2, s'_r) \in (\text{po}'|_{\text{Receive}^{\text{RBL}, x}})|_{\text{imm}}$, then by hypothesis there is s'_1 such that $(s'_1, s'_2) \in \text{rf}'$. From our intermediary result we have $\text{in}(s'_r) = \text{out}(s'_2) = \text{out}(s'_1)$. If there is a next successful $\text{Submit}^{\text{RBL}}$ event s'_w , then it would necessarily have $\text{in}(s'_w) = \text{out}(s'_1) = \text{in}(s'_r)$, and thus we would have $(s'_w, s'_r) \in \text{rf}'$, a contradiction. Such an event must exist because s'_r is successful: from the implementation, s'_r reads h^x and finds a value strictly higher than $\text{out}(s'_1)$, which requires the existence of later $\text{Submit}^{\text{RBL}}$ events.
- Events related in **rf'** write and read the same tuple of values, from our intermediary result.
- Each thread can read each value once. This is because two successful $\text{Receive}^{\text{RBL}}$ calls on x from the same thread will have different in values and cannot read from the same $\text{Submit}^{\text{RBL}}$.
- Threads cannot jump a value. This is easily checked by induction. The first successful $\text{Receive}^{\text{RBL}}$ (with in value 0) must read the first successful $\text{Submit}^{\text{RBL}}$ (with in value 0). Whenever a successful $\text{Receive}^{\text{RBL}}$ occurs reading a specific $\text{Submit}^{\text{RBL}}$, the following successful $\text{Submit}^{\text{RBL}}/\text{Receive}^{\text{RBL}}$ events will have the same in value, and thus have to be related by **rf'**.

Finally, we are left to prove that $g(\text{so}') \subseteq \text{hb}$. During the proof of the intermediary result, we already checked $g(\text{rf}') \subseteq \text{hb}$. Let $(s'_f, s'_w) \in \text{fb}'$, where $s'_f \in \mathcal{G}' \cdot \mathcal{F}_x^n$ is a failed $\text{Receive}^{\text{RBL}}$ on x and $s'_w \in \mathcal{G}' \cdot \mathcal{W}_x^n$ a successful $\text{Submit}^{\text{RBL}}$. We will assume they are on different nodes, $s'_f = (e'_f, \text{aWT})$ and $s'_w = (e'_w, \text{aNRW}_n)$, but the same reasoning can be adapted (without the broadcasts) to threads on the same node. Note that we necessarily have $\text{in}(e'_f) \geq \text{in}(e'_w)$. By contradiction, if we had $\text{in}(e'_w) < \text{in}(e'_f)$ then by induction and using our intermediary result we can see there is $s'_r \in \mathcal{G}' \cdot \mathcal{R}_x^n$ such that $(s'_r, s'_f) \in \text{po}'$ and $\text{in}(s'_r) = \text{in}(s'_w)$, thus $(s'_w, s'_r) \in \text{rf}'$ contradicting $(s'_f, s'_w) \in \text{fb}'$. The implementation of e'_f comprises two events: $e_1 = (t_f, _, (\text{Read}_{\text{sv}}, (h_{t_f}^x), H))$ and $e_2 = (t_f, _, (\text{Read}_{\text{sv}}, (h^x), H'))$ with $H' \leq H = \text{in}(e'_f)$. The implementation of e'_w ends with two events: $e_3 = (t_w, _, (\text{Write}_{\text{sv}}, (h^x, \text{out}(e'_w)), ()))$ and $e_4 = (t_w, _, (\text{Bcast}_{\text{sv}}, (h^x, d_x, _, ())))$. We have $g(s'_f) = (e_2, \text{aCR})$ and $g(s'_w) = (e_4, \text{aNRW}_n)$, both events accessing the location h^x . As seen previously, we have $v_w((e_4, \text{aNRW}_n)) = \text{out}(e'_w)$ as the broadcast can only read from e_3 . We have $v_r(g(s'_f)) = H' \leq \text{in}(e'_f) \leq \text{in}(e'_w) < \text{out}(e'_w) = v_w(g(s'_w))$. Since the value of h^x increases, we necessarily have $(g(s'_f), g(s'_w)) \in \text{rb} \subseteq \text{so} \subseteq \text{hb}$. \square

COROLLARY G.8. *The implementation $I_{\text{S,RBL}}^{\text{wtdh, rthd}}$ is sound.*

G.5 $\text{RDMA}^{\text{WAIT}}$ to RDMA^{TSO}

THEOREM G.9. *Let \tilde{p} be a program using only the $\text{RDMA}^{\text{WAIT}}$ library. Then we have $\text{outcome}_{\text{RDMA}^{\text{TSO}}}(\llbracket \tilde{p} \rrbracket_{I_W}) \subseteq \text{outcome}_{\{\text{RDMA}^{\text{WAIT}}\}}(\tilde{p})$.*

PROOF. By definition, we are given $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so} \rangle$ RDMA^{TSO} -consistent (Definition F.1) such that $\langle \tilde{v}, \langle E, \text{po} \rangle \rangle \in \llbracket \llbracket \tilde{p} \rrbracket_{I_W} \rrbracket$. Among others, it means $\langle E, \text{po} \rangle$ respects nodes and there exists well-formed $v_R, v_W, \text{rf}, \text{mo}, \text{nfo}$, and pf such that ib is irreflexive, $\text{stmp} = \text{stmp}_{\text{TSO}}$, $\text{so} = \text{iso} \cup \text{rf}_e \cup [\text{aNLW}]; \text{pf} \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup ([\text{Inst}]; \text{ib})$, and $\text{hb} \triangleq (\text{ppo} \cup \text{so})^+$ is irreflexive.

From Lemma E.2, since \tilde{p} uses only $\text{RDMA}^{\text{WAIT}}$, there is E', po', f such that $\langle \tilde{v}, \langle E', \text{po}' \rangle \rangle \in \llbracket \tilde{p} \rrbracket$ and $\text{abs}_{I_W, \text{RDMA}^{\text{WAIT}}}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$. Note that this clearly implies $\langle E, \text{po} \rangle$ also respects nodes, as the implementation I_W keeps the same locations. Our objective is to find $\text{stmp}', \text{so}',$ and hb' such that $\mathcal{G}' = \langle E', \text{po}', \text{stmp}', \text{so}', \text{hb}' \rangle$ is $\{\text{RDMA}^{\text{WAIT}}\}$ -consistent (Definitions 3.6 and F.2). Of course, we pick $\text{stmp}' \triangleq \text{stmp}_{\text{RL}}$ as it is the only choice for consistency. We will also pick $\text{hb}' \triangleq (\text{ppo}' \cup \text{so}')^+$ since there is no external constraints. Thus, we only need to carefully pick so' and show it works.

While our objective is not exactly local soundness (Definition 3.13), we still use a concretisation function $g : \langle E', \text{po}', \text{stmp}' \rangle.\text{SEvent} \rightarrow \mathcal{G}.\text{SEvent}$ to then define so' .

- For $e' = (t, _, (\text{Write}, (x, v), ()))$, from the definition of the implementation I_W and the abstraction f , there is some event $e = (t, _, (\text{Write}^{\text{TSO}}, (x, v), ())) \in f^{-1}(e')$. We define $g(e', \text{aCW}) = (e, \text{aCW})$. For events calling Read, CAS, Mfence, and Rfence, we proceed similarly and let g map each subevent to their counterpart in the implementation.
- For $e' = (t, _, (\text{Get}, (x, y, d), ()))$, there is some event $e = (t, _, (\text{Get}^{\text{TSO}}, (x, y), (v))) \in f^{-1}(e')$. We define $g(e', \text{aNRN}_{n(y)}) = (e, \text{aNRN}_{n(y)})$ and $g(e', \text{aNLW}_{n(y)}) = (e, \text{aNLW}_{n(y)})$. We proceed similarly for Put events.
- Finally for $e' = (t, _, (\text{Wait}, (d), ()))$, there is in $f^{-1}(e')$ some last event (in po order) of the form $e = (t, _, (\text{SetIsEmpty}, (d^N, \text{true})))$ confirming the set d^N tracking operations towards the last node N is empty. We define $g(e', \text{aWT}) = (e, \text{aMF})$.

We can see that $g(\langle e', a' \rangle) = \langle e, a \rangle$ implies that $f(e) = e'$ and that a is more restrictive than a' .

Each subevent in $\mathcal{G}':\mathcal{R}$ (resp. $\mathcal{G}':\mathcal{W}$) is mapped through g to a subevent in $\mathcal{G}:\mathcal{R}$ (resp. $\mathcal{G}:\mathcal{W}$) using the same stamp and location. Thus it is straightforward to define $v'_R, v'_W, \text{rf}', \text{mo}',$ and nfo' by relying on their counterparts in \mathcal{G} . E.g. $v'_R(s') \triangleq v_R(g(s'))$ and $\text{rf}' \triangleq \{(s'_1, s'_2) \mid (g(s'_1), g(s'_2)) \in \text{rf}\}$. The well-formedness of $v_R, v_W, \text{rf}, \text{mo},$ and nfo trivially implies that of $v'_R, v'_W, \text{rf}', \text{mo}',$ and nfo' . From this, we have all the expected derived relations, including $\text{pfg}', \text{pfp}',$ and $\text{ib}' \triangleq (\text{ippo}' \cup \text{iso}' \cup \text{rf}' \cup \text{pfg}' \cup \text{pfp}' \cup \text{nfo}' \cup \text{rb}')^+$. We then define $\text{so}' \triangleq \text{iso}' \cup \text{rf}'_e \cup \text{pfg}' \cup \text{nfo}' \cup \text{rb}' \cup \text{mo}' \cup ([\text{Inst}]; \text{ib}')$, and as previously mentioned $\text{hb}' \triangleq (\text{ppo}' \cup \text{so}')^+$.

To show $\{\text{RDMA}^{\text{WAIT}}\}$ -consistency, we are left to prove that ib' and hb' are irreflexive. For this, it is enough to show that $g(\text{ib}') \subseteq \text{ib}$ and $g(\text{hb}') \subseteq \text{hb} \triangleq (\text{ppo} \cup \text{so})^+$ since we know both ib and hb to be irreflexive.

For all subevent $s', g(s')$ has a more restrictive stamp than s' (in most cases it is the same stamp, but for Wait the stamp aMF is more restrictive than aWT); this implies that $g(\text{ppo}') \subseteq \text{ppo}$. Then, by definition, it is trivial to check that $g(\text{rf}') \subseteq \text{rf}$, $g(\text{mo}') \subseteq \text{mo}$, $g(\text{nfo}') \subseteq \text{nfo}$, $g(\text{ippo}') \subseteq \text{ippo}$, $g(\text{rf}'_e) \subseteq \text{rf}_e$, $g(\text{iso}') \subseteq \text{iso}$, $g(\text{rb}') \subseteq \text{rb}$, and $g(\text{rb}'_i) \subseteq \text{rb}_i$.

To finish the proof, we need the following crucial pieces: $g(\text{pfp}') \subseteq \text{ib}$, $g(\text{pfg}') \subseteq \text{ib}$, and $g(\text{pfg}') \subseteq \text{hb}$. In fact, it is enough to show that $g(\text{pfp}')$ and $g(\text{pfg}')$ are both included in $\text{pf}; \text{ppo}^+$. This is because $\text{pf}; \text{ppo}^+ \subseteq \text{ib}$, $[\text{aNLW}]; \text{pf}; \text{ppo}^+ \subseteq \text{hb}$, and the domain of $g(\text{pfg}')$ is included in $\cup_n \mathcal{G}.\text{aNLW}_n$ by definition.

Let $((e'_1, \text{aNRW}_n), (e'_2, \text{aWT})) \in \text{pfp}'$. By definition they are of the form $e'_1 = (t, _, (\text{Put}, (x, y, d), ()))$ and $e'_2 = (t, _, (\text{Wait}, (d), ()))$, for some $t, x, y,$ and d , with $(e'_1, e'_2) \in \text{po}'$ and $n = n(x)$ the remote

node of this operation. By definition of the implementation and the abstraction, $f^{-1}(e'_1)$ contains two events $e_1 = (t, _, (\text{Put}^{\text{TSO}}, (x, y), (v)))$ and $e_a = (t, _, (\text{SetAdd}, (d^n, v), ()))$, with $e_1 \xrightarrow{\text{po}} e_a$. Meanwhile $f^{-1}(e'_2)$ contains a last event $e_2 = (t, _, (\text{SetIsEmpty}, (d^N), \text{true}))$ and an earlier event $e_3 = (t, _, (\text{SetIsEmpty}, (d^n), \text{true}))$, with $e_3 \xrightarrow{\text{po}^*} e_2$, confirming operations towards n are done (if $n = N$ then $e_2 = e_3$).

Since $f(e_a) = e'_1 \xrightarrow{\text{po}'} e'_2 = f(e_3)$ and f is an abstraction, we have $e_a \xrightarrow{\text{po}} e_3$, i.e. the value v is added to d^n before the moment d^n is confirmed empty. By consistency (Definition F.1), there is an in-between event $e_4 = (t, _, (\text{SetRemove}, (d^n, v), ()))$ that removes this value, with $e_a \xrightarrow{\text{po}} e_4 \xrightarrow{\text{po}} e_3$. From the definition of the implementation, such an event e_4 is immediately preceded (with maybe other SetRemove in-between) by an event $e_p = (t, _, (\text{Poll}, (n), (v)))$. Now we argue that we necessarily have $((e_1, \text{aNRW}_n), (e_p, \text{aWT})) \in \text{pf}$. From the well-formedness of pf , we know that (e_p, aWT) has a preimage (pf is total and functional on its range) and that this preimage outputs the value v . By consistency (Definition F.1), e_1 is the only Get^{TSO} or Put^{TSO} with output v . Thus (e_1, aNRW_n) is the preimage of (e_p, aWT) by pf .

Finally we have $g(e'_1, \text{aNRW}_n) = (e_1, \text{aNRW}_n) \xrightarrow{\text{pf}} (e_p, \text{aWT}) \xrightarrow{\text{ppo}} (e_4, \text{aMF}) \xrightarrow{\text{ppo}} (e_3, \text{aMF}) \xrightarrow{\text{ppo}^*} (e_2, \text{aMF}) = g(e'_2, \text{aWT})$, which shows $g(\text{pfp}') \subseteq \text{pf}; \text{ppo}^+$.

We similarly have $g(\text{pfg}') \subseteq \text{pf}; \text{ppo}^+$ via the same reasoning. Thus ib' and hb' are irreflexive, and \mathcal{G}' is $\{\text{RDMA}^{\text{WAIT}}\}$ -consistent. \square

G.6 Mixed-size writes Library

G.6.1 The MSW Library. A limitation of the $\text{RDMA}^{\text{WAIT}}$ library is that each location corresponds to a specific memory location, and thus can only contain a fixed amount of data. LOCO wants to provide abstractions simulating shared memory with distributed objects. As such, we want to hide away the atomicity constraints of the underlying RDMA technology and provide methods to manipulate large objects without the risk of wrong manipulations and corrupted data. A first step for this is the mixed-size write library (MSW) that can manipulate data of any size with the same semantics as $\text{RDMA}^{\text{WAIT}}$. The library uses similar methods, with a syntax defined as follows.

$$\begin{aligned} m(\tilde{v}) ::= & \text{Write}^{\text{MSW}}(x, \langle v_1, \dots, v_k \rangle) \mid \text{TryRead}^{\text{MSW}}(x) \\ & \mid \text{Get}^{\text{MSW}}(x, y, d) \mid \text{Put}^{\text{MSW}}(x, y, d) \mid \text{Wait}^{\text{MSW}}(d) \end{aligned}$$

There is two differences with the methods of the $\text{RDMA}^{\text{WAIT}}$ library. Firstly, the read function $\text{TryRead}^{\text{MSW}} : \text{Loc} \rightarrow \text{Val}^* \uplus \{\perp\}$ can fail if the underlying data is not in a stable state (i.e. corrupted or being modified). Secondly, the reads and writes $\text{Write}^{\text{MSW}} : \text{Loc} \times \text{Val}^* \rightarrow ()$ methods manipulate tuples of values, whereas $\text{RDMA}^{\text{WAIT}}$ locations can only hold a single value. If necessary, a more usual read method can be derived by simply looping calls to $\text{TryRead}^{\text{MSW}}$ until it succeeds.

The consistency predicate is then a copy of the one from $\text{RDMA}^{\text{WAIT}}$, except failing reads are ignored. This semantics guarantees there is no out-of-thin-air: if a $\text{TryRead}^{\text{MSW}}$ operation succeeds, then it reads a value that was explicitly written by some $\text{Write}^{\text{MSW}}$ operation.

This library can then be used to implement an MSW-Broadcast library where each shared variable contains a tuple of values, similarly to how sv is built on top of $\text{RDMA}^{\text{WAIT}}$.

Implementation. We assume given a function $\text{size} : \text{Loc} \rightarrow \mathbb{N}$ associating locations to the amount of data they hold. From this, we define the implementation $I_{\text{MSW}}^{\text{size}}$ of the msw library into $\text{RDMA}^{\text{WAIT}}$. We assume some function hash, such that $\text{hash}(\tilde{v}) = \text{hash}(\tilde{v}')$ implies $\tilde{v} = \tilde{v}'$. For each location x of the MSW library, we create $\text{size}(x) + 1$ locations $\{x_0, x_1, \dots, x_{\text{size}(x)}\}$ of the $\text{RDMA}^{\text{WAIT}}$ library. The location x_0 holds the hash of the data, which is written to $x_1, \dots, x_{\text{size}(x)}$.

$I_{\text{MSW}}^{\text{size}}(t, \text{Write}^{\text{MSW}}, (x, \langle v_1, \dots, v_{\text{size}(x)} \rangle)) \triangleq$ $\quad \text{Write}(x_0, \text{hash}(\langle v_1, \dots, v_{\text{size}(x)} \rangle))$ $\quad \text{Write}(x_1, v_1);$ $\quad \dots;$ $\quad \text{Write}(x_{\text{size}(x)}, v_{\text{size}(x)});$ $I_{\text{MSW}}^{\text{size}}(t, \text{TryRead}^{\text{MSW}}, (x)) \triangleq$ $\quad \text{let } v_0 = \text{Read}(x_0) \text{ in}$ $\quad \text{let } v_1 = \text{Read}(x_1) \text{ in}$ $\quad \dots$ $\quad \text{let } v_{\text{size}(x)} = \text{Read}(x_{\text{size}(x)}) \text{ in}$ $\quad \text{if } v_0 = \text{hash}(\langle v_1, \dots, v_{\text{size}(x)} \rangle) \text{ then } \langle v_1, \dots, v_{\text{size}(x)} \rangle \text{ else } \perp$	$I_{\text{MSW}}^{\text{size}}(t, \text{Put}^{\text{MSW}}, (x, y, d)) \triangleq$ $\quad \text{Put}(x_0, y_0, d);$ $\quad \dots;$ $\quad \text{Put}(x_{\text{size}(x)}, y_{\text{size}(x)}, d);$ $I_{\text{MSW}}^{\text{size}}(t, \text{Get}^{\text{MSW}}, (x, y, d)) \triangleq$ $\quad \text{Get}(x_0, y_0, d);$ $\quad \dots;$ $\quad \text{Get}(x_{\text{size}(x)}, y_{\text{size}(x)}, d);$ $I_{\text{MSW}}^{\text{size}}(t, \text{Wait}^{\text{MSW}}, (d)) \triangleq \text{Wait}(d)$
---	--

Fig. 28. Implementation $I_{\text{MSW}}^{\text{size}}$ of the msw library into $\text{RDMA}^{\text{WAIT}}$

For events that do not respect size or the nodes, the implementation is simply an infinite loop, similarly to the previous implementations. Otherwise, as shown in Fig. 28, we apply the $\text{RDMA}^{\text{WAIT}}$ methods to each location, and a read succeeds if the hash corresponds to the accompanying data.

THEOREM G.10. *The implementation $I_{\text{MSW}}^{\text{size}}$ is locally sound.*

PROOF. See Theorem G.3. □

G.6.2 Correctness. This appendix completes Appendix G.6.1 on the definition of $\text{RDMA}^{\text{WAIT}}$. Our model assumes a size function $\text{size} : \text{Loc} \rightarrow \mathbb{N}$ associating each location to the amount of data it stores. As mentioned, we have the 5 methods:

$m(\vec{v}) ::= \text{Write}^{\text{MSW}}(x, \langle v_1, \dots, v_k \rangle) \mid \text{TryRead}^{\text{MSW}}(x) \mid \text{Get}^{\text{MSW}}(x, y, d) \mid \text{Put}^{\text{MSW}}(x, y, d) \mid \text{Wait}^{\text{MSW}}(d)$

- | | |
|---|---|
| <ul style="list-style-type: none"> • $\text{Write}^{\text{MSW}} : \text{Loc} \times \text{Val}^* \rightarrow ()$ • $\text{TryRead}^{\text{MSW}} : \text{Loc} \rightarrow \text{Val}^* \uplus \{\perp\}$ • $\text{Get}^{\text{MSW}} : \text{Loc} \times \text{Loc} \times \text{Wid} \rightarrow ()$ | <ul style="list-style-type: none"> • $\text{Put}^{\text{MSW}} : \text{Loc} \times \text{Loc} \times \text{Wid} \rightarrow ()$ • $\text{Wait}^{\text{MSW}} : \text{Wid} \rightarrow ()$ |
|---|---|

While this syntax does not include a TSO memory fence (similarly to BAL in 3.4), a program can use both this library and the memory fence from $\text{RDMA}^{\text{WAIT}}$.

We also define loc as expected: $\text{loc}(\text{Write}^{\text{MSW}}(x, v)) = \text{loc}(\text{TryRead}^{\text{MSW}}(x)) = \{x\}$; $\text{loc}(\text{Get}^{\text{MSW}}(x, y, d)) = \text{loc}(\text{Put}^{\text{MSW}}(x, y, d)) = \{x, y\}$; and $\text{loc}(e) = \emptyset$ otherwise.

Consistency predicate. Given an execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$, we define consistency similarly to $\text{RDMA}^{\text{WAIT}}$. The main difference is that the $\text{TryRead}^{\text{MSW}}$ function reading a location can fail without justification.

We define the only valid stamping function stmp_{MSW} as follows:

- A succeeding $\text{TryRead}^{\text{MSW}}$ has stamp aCR : $\text{stmp}_{\text{MSW}}(_, _, (\text{TryRead}^{\text{MSW}}, _, \vec{v})) = \{\text{aCR}\}$.
- A failing $\text{TryRead}^{\text{MSW}}$ has stamp aWT : $\text{stmp}_{\text{MSW}}(_, _, (\text{TryRead}^{\text{MSW}}, _, \perp)) = \{\text{aWT}\}$.
- Other events follow stmp_{RL} (cf. §F.2): events calling $\text{Write}^{\text{MSW}}$, Put^{MSW} , Get^{MSW} , and Wait^{MSW} have respectively stamps aCW , aNR_n and aNL_n , aNL_n and aNR_n , and aWT .

We mark failed read events with the stamp aWT to simplify the definition. This stamp has the same **to** relation as aCR (cf. 10), and is thus equivalent, but we do not need to change our definition of $\mathcal{G}.\mathcal{R}$ covering all events stamped aCR .

Definition G.11 (MSW-consistency). $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ is msw-consistent if:

- $\langle E, \text{po} \rangle$ is well-formed (as in $\text{RDMA}^{\text{WAIT}}$);

- E respects the function size. I.e., for all event with label $(\text{Write}^{\text{MSW}}, (x, (v_1, \dots, v_k)), ())$ or $(\text{TryRead}^{\text{MSW}}, (x), (v_1, \dots, v_k))$ we have $k = \text{size}(x)$, and for all event with label $(\text{Get}^{\text{MSW}}, (x, y, d), ())$ or $(\text{Put}^{\text{MSW}}, (x, y, d), ())$ we have $\text{size}(x) = \text{size}(y)$.
- $\text{stmp} = \text{stmp}_{\text{MSW}}$;
- there exists well-formed v_R , v_W , rf , mo , and nfo (defined as in $\text{RDMA}^{\text{WAIT}}$) such that ib is irreflexive and $\text{so} = \text{iso} \cup \text{rf}_e \cup \text{pfg} \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup ([\text{Inst}]; \text{ib})$.

Note. The components v_R , rf , and rb do not cover failed read events. This weak semantics does not guarantee any read will eventually succeed, as they are allowed to fail for any reason. It means synchronisation (e.g. barrier) do not force written data to be available.

This semantics only guarantees that there is no out-of-thin-air; i.e. if a read succeeds then it returns a value that was explicitly written.

A more complex semantics ensuring that properly written data is not corrupted would be interesting. It would require a proper notion of data races, and lead to a semantics much more complex than that of $\text{RDMA}^{\text{WAIT}}$.

Implementation. The implementation $I_{\text{MSW}}^{\text{size}}$ of the MSW library into $\text{RDMA}^{\text{WAIT}}$ is discussed in Appendix G.6.1.

H Correctness Proof of kvstore

The kvstore object described in §6.2 is linearisable [Herlihy and Wing 1990b], and we here provide an proof of safety. Note that our proof leverages both the composition of linearisability and the mutual exclusion property of our locks, their use are simplified by the composable nature of LOCO channels.

Updates to the indices are protected by an array of `ticket_lock`. When a node tries to insert or delete a key, it first acquires the lock with index `key%NUM_LOCKS`. It then looks the key up in its local index. In the case of an insertion, if the key does not yet exist, the node first writes the value to a free slot in its local data array with the valid bit unset, increments the counter corresponding to that slot, updates the checksum, and then broadcasts the value's location and counter to other nodes on a ringbuffer called the *tracker*. Each node monitors the set of other nodes' trackers with a dedicated thread, which applies requested updates to the local index and then acknowledges the message. The inserter waits until all nodes have acknowledged its message, meaning the location of the key is present in all indices, and then marks the entry valid and releases the lock. Deletion is the reverse under the lock; marking the entry invalid, then broadcasting the deletion, and removing the entry once all nodes have acknowledged it.

To update the value mapped to a key, a node takes the lock corresponding to that key and looks up its location in the local index. If it exists, it writes the new value to that location (retaining the counter and valid bit), updates the checksum, then releases the lock. This write is fenced, to ensure it is ordered with the subsequent lock release.

To retrieve the value mapped to a key, a node need not take a lock, but simply looks up the key in the local index, failing if it is not found, and reads the value and accompanying metadata from their location on the corresponding node. If the checksum is incorrect due to a torn update, it retries. If the valid bit is not set (indicating an incomplete insertion/deletion), or the counter mismatches (indicating a stale local index), the reader can safely return `EMPTY`.

H.1 Preliminaries

We choose linearisation points [Herlihy and Wing 1990b] for each modification operation as follows. A `write` linearises when the key, value, and checksum are fully placed on the host node. A `delete` linearises when the `valid` bit is unset (before all nodes have modified their local index and

acknowledged the deletion). An insert linearises when the valid bit is set (after all nodes have modified their local index and acknowledged the insertion).

The linearisation points of reads are determined retrospectively depending on the read value.

Investigation of the algorithm determines every read consists of two steps (possibly repeated).

(1) A fetch from the local index to determine the node and address of the key's associated value. (2) A remote read to this location. The remote read can result in one of three possible scenarios.

- (1) If the read contents match the associated counter and checksum and the valid bit is set, the read linearises at the point of the remote read's execution and returns the read value.
- (2) If the read contents and the associated checksum do not match, the read overlaps with an ongoing (torn) update, and the read is retried in its entirety.
- (3) If the read contents match the requested counter but the valid bit is unset, this implies either that an in-progress insert has not yet linearised, or an in-progress deletion has already linearised but not yet updated the local index. The read linearises at the point of the remote read's execution and returns EMPTY.
- (4) If the read contents do not match the requested counter, this implies an in-progress delete has completed but had not yet updated the local index when the read was initiated, and later operations have reused the slot. In this case, the read linearises immediately after the delete and returns EMPTY.

H.2 Proof of Safety

LEMMA H.1. *All write s , delete s , and insert s for a given key form a total modification order which respects the real-time ordering of the operations.*

PROOF. By mutual exclusion on the per-key lock, each operation's effects are completed before any subsequent operation. \square

LEMMA H.2. *Every read returns a value consistent with the total modification order and which respects real-time ordering of the operations.*

PROOF. We break our proof into three cases contingent on the result of the remote read. In the first, the local index counter matches the result of the remote read, in the second, the local index does not match, in the third, the checksum does not match and the read cannot determine the case. We validate the linearisation of the read for each case in reverse order.

In the case where the checksum does not match, this is an atomicity violation, and the operation retries without linearising.

In the case where the local index does not match, the counter value read by the remote read indicates that the local index is out of date. This case implies an in-progress delete has linearised but not yet updated the local index, and later operations have reused the slot. As the remote delete cannot complete until the local index is updated, the read must have overlapped in real-time with the delete, and thus can return EMPTY.

In the case where the local index matches, the remote read may discover either a valid or invalid value. If the value is valid, the read can return the read value, as this value respects the most recent linearisation of a modification to the location. If the read discovers an invalid flag — this indicates that its local index is out-of-date with respect to an ongoing delete or insert. Returning EMPTY respects the linearisation point of both operations (note the asymmetry of the modifying operations to enable this possibility). \square

By lemma H.1 and H.2, and by composition of linearisable objects [Herlihy and Wing 1990b],

THEOREM H.3. *The presented hashmap is linearisable.*