

Specifying and Verifying RDMA Synchronisation

Abstract. Remote direct memory access (RDMA) allows a machine to directly read from and write to the memory of remote machine, enabling high-throughput, low-latency data transfer. Ensuring correctness of RDMA programs has only recently become possible with the formalisation of RDMA^{TSO} semantics (describing the behaviour of RDMA networking over a TSO CPU). However, this semantics currently lacks a formalisation of remote synchronisation, meaning that the implementations of common abstractions such as locks cannot be verified. In this paper, we close this gap by presenting $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$, the first semantics for remote ‘read-modify-write’ (RMW) instructions over TSO. It turns out that remote RMW operations are weak and only ensure atomicity against other remote RMWs. We therefore build a set of composable synchronisation abstractions starting with the $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ library. Underpinned by $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$, we then specify, implement and verify three classes of remote locks that are suitable for different scenarios. Additionally, we develop the notion of a strong RDMA model, $\text{RDMA}_{\text{RMW}}^{\text{SC}}$, which is akin to sequential consistency in shared memory architectures. Our libraries are built to be compatible with an existing set of high-performance libraries called LOCO, which ensures compositionality and verifiability.

1 Introduction

Remote Direct Memory Access (RDMA), as implemented by RoCE and Infiniband, is a high-performance networking technology that enables low-latency wire-speed data transmission. Specifically, an RDMA device can directly read and write from the memory of a remote (network) *node* (machine), bypassing the remote CPU and operating system. RDMA technology has been used in high-performance computing applications (including supercomputers) since the early 2000s, and is being branched out to support a much wider range of applications, ranging from production-grade data centres [25, 32, 34] to distributed AI training [17]. Thus, there is currently a push towards developing programmer-friendly libraries to improve the reliability and robustness of such applications.

To enable rigorous development and verification, there is ongoing work aimed at formalising the semantics of RDMA architectures, primarily the RDMA memory model. Dan et al [13] proposed an early model, called coreRMA, which was used to formalise the behaviours of remote read/write operations, assuming a sequentially consistent CPU. Ambal et al [3] have presented a more realistic RDMA^{TSO} specification, which assumes a total-store-order (TSO) CPU (e.g. as implemented by Intel processors) that (unlike coreRMA) has been validated against real RoCE and Infiniband hardware. RDMA^{TSO} precisely describes the interaction between the CPU and NIC (Network Interface Card) and the reorderings that they allow. Their formalisation comprises both declarative and operational models (which are proved equivalent). However, RDMA^{TSO} only covers a *subset*

of RDMA instructions. In particular it only covers local (i.e. CPU-level) ‘read-modify-write’ (RMW) synchronisation, relegating remote (i.e. RDMA) RMWs to future work. This means that RDMA^{TSO} cannot be used to specify and verify locks and other related high-level mechanisms that require synchronisation at the network level.

In this work, we address this gap and extend the existing efforts with a notion of remote (RDMA) synchronisation. Specifically, we develop the $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ model by extending RDMA^{TSO} to account for remote RMWs. To ensure the fidelity of our extension, we developed $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ by careful inspection of the Infiniband technical manual [21] and in close consultation with engineers at NVIDIA, the largest manufacturer of RDMA products worldwide (after acquiring Mellanox in 2019). We then build a series of synchronisation libraries and prove them correct (as we discuss below). An overview of our development is given in Fig. 1.

Remote RMW instructions are surprisingly *weak* in that they only guarantee a weak form of isolation: remote RMWs are atomic *only* with respect to other remote RMWs and not CPU accesses or remote read and write accesses operations (*cf.* weak transactional isolation [8, 10, 16, 28, 29]). We provide a set of litmus tests that exemplify these behaviours in two- and three-node configurations. A second challenge is that (like RDMA^{TSO}) $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ is *not* compositional: the semantics of a certain remote operation, `Poll`, directly depends on the *exact number of remote operations* in the program up to that point! As such, one cannot specify the behaviour of `Poll` *modularly* (in isolation).

To address both issues, we build on the *Library of Composable Objects* (LOCO) framework [4, 20], which is a modular set of objects for constructing RDMA libraries. We start at the lowest level of LOCO, called $\text{RDMA}^{\text{WAIT}}$, which is a compositional analogue of RDMA^{TSO} (i.e. also does not support remote RMWs). As shown in Fig. 1, the $\text{RDMA}^{\text{WAIT}}$ library itself is implemented using RDMA^{TSO} .

Importantly, $\text{RDMA}^{\text{WAIT}}$ abstracts $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ by replacing its non-modular operation (`Poll`) with a modular analogue (`Wait`, see §2.1). As such, unlike RDMA^{TSO} , $\text{RDMA}^{\text{WAIT}}$ is *modular* and can be *composed* with other LOCO libraries (thanks to its `Wait` operation). Accordingly, we develop $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ by extending $\text{RDMA}^{\text{WAIT}}$ with RMW operations. Specifically, in $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ we specify two remote RMWs: `RCAS` (remote compare-and-swap) and `RFAA` (remote fetch-and-add). In doing so, we also ensure that our extensions are compatible with $\text{RDMA}^{\text{WAIT}}$ and the modular design of LOCO, thus guaranteeing that $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ is also modular and can be composed with other LOCO libraries.

We next use $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ to develop several RDMA libraries (Fig. 1). First, we combine $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ with the *shared variable* (sv) library (that provides a mechanism for broadcasting to many nodes) of LOCO to develop three lock libraries with varying synchronisation guarantees (§4), each offering a different trade-




Fig. 1: Development overview

off between intuitive behaviours and efficiency. Second, we develop an RDMA library with strong *sequential consistency* (SC) [23] semantics (§5).

Our first lock library is a *weak lock*, WLOCK, that provides *mutual exclusion* across multiple threads over the network, but does not provide any ordering guarantees on RDMA instructions enclosed within critical sections. Nevertheless, it is possible to recover such strong ordering guarantees on RDMA operations within a WLOCK critical section by inserting a *global fence* immediately before the lock is released. To capture this, we thus develop a *strong lock*, SLOCK, that guarantees the desired strong guarantees by executing a global fence before releasing the lock. The most novel aspect of our library is the notion of a *node lock*, NLOCK, that takes a node n as a parameter, and only guarantees synchronisation on RDMA operations specific to n , while operations within a critical section acting on a different node $n' \neq n$ are left unsynchronised.

Interestingly, we show that it is possible to build a novel, strong model for RDMA using NLOCK. Specifically, we develop the $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ library, which, unlike $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$, provides support for strong isolation of remote RMW instructions, with strong synchronisation akin to SC.¹

For each library L in our development (Fig. 1), we 1) *formally specify* L ; 2) develop a *reference implementation* of L using lower-level libraries; and 3) *prove* our implementation is *correct* against its specification. For (1) and (3), we use MOWGLI [4], a declarative framework previously used to verify a subset of LOCO (those *without* RMWs). MOWGLI is a compositional framework for specification and verification of very weak libraries where program order is not preserved (e.g. RDMA programs). However, previous definitions [4] are not sufficient to specify remote RMWs out of the box, and we extend them with the features needed (§3).

Contributions. Our core contributions are as follows. **(1)** We develop the *first formal semantics of remote RMWs* through the $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ and $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ models by carefully inspecting the (informal) technical specification [21]. Our models have further been validated by NVIDIA engineers. **(2)** We *generalise* MOWGLI to add the intricate features needed for specifying and verifying very weak libraries. We then use LOCO and our extension of MOWGLI to develop *several programmer-friendly and composable RDMA libraries*. Specifically, **(3)** we specify, implement and verify *three lock libraries* offering varying degrees of synchronisation guarantees and efficiency; and **(4)** we develop a novel, strong RDMA model, $\text{RDMA}_{\text{RMW}}^{\text{SC}}$, ensuring strong isolation of RDMA instructions with strong synchronisation guarantees of SC.

Outline. The remainder of this article is organised as follows. In §2 we discuss the necessary background and present an intuitive overview of our contributions. In §3 we describe how we extend the MOWGLI framework and present our $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ model. In §4 we present our three lock libraries (including their specification, implementation, and verification), which we build on top of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$. In §5 we specify, implement, and verify our $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ library (simulating SC in RDMA programs). Finally, we discuss related work in §6.

¹ In related work, Ambal et al. [5] write RDMA^{SC} for an RDMA model where the underlying CPU is SC (instead of TSO). This is unrelated to $\text{RDMA}_{\text{RMW}}^{\text{SC}}$.

2 Background and Overview

We present an intuitive account of our contributions via a series of litmus tests. We begin with a summary of necessary background (§2.1 and §2.2). We discuss the behaviour of remote RMW (‘read-modify-write’) synchronisation, culminating in our formal $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ model (§2.3). We then describe our RDMA libraries (§2.4), including locks and a library for sequential consistency we build from it.

Terminology and Litmus Test Notation. Throughout this article, we present small examples (litmus tests) to highlight particular behaviours. A single vertical bar (e.g. in Fig. 8a) separates threads on the *same* (network) node, while a double vertical bar (e.g. in Fig. 2a) separates *distinct* nodes. For each annotated outcome, ✓ denotes that the outcome is *allowed* by the semantics, while ✗ states that the outcome is *disallowed*. To distinguish local and remote (memory) locations, we write x^n for a location on a remote node n , and write x for a location on the current local node. We number nodes from left to right, starting at 1. The statement on the top line of each column denotes where locations reside as well as their initial values; e.g. $x = 0$ and $z = 0$ on top of Fig. 2a denote that x and z respectively reside on nodes 1 and 2 with initial value 0. When a thread on local node n issues a remote operation to be executed on remote node n' , we denote this by stating that the operation is by n *towards* n' .

2.1 Background: RDMA^{TSO} , $\text{RDMA}^{\text{WAIT}}$, and LOCO

The RDMA^{TSO} Model. Ambal et al. [3] developed RDMA^{TSO} , the first formal model of RDMA programs where the underlying CPUs are assumed to follow the x86-TSO memory model [26]. RDMA^{TSO} formalises the semantics of *RDMA Writes* (referred to as *puts*), *RDMA Reads* (referred to as *gets*) and *polling* instructions, executed by the *network interface card* (NIC). A put operation towards n , written $x^n := y$, reads from local location y (referred to as a *NIC local read*) and writes to remote location x on node n (a *NIC remote write*). Similarly, a get operation towards n , written $y := x^n$ reads from remote location x (a *NIC remote read*) and writes to local location y (a *NIC local write*). The RDMA^{TSO} semantics is unintuitive as remote operations are executed by NIC *independently* from later CPU operations, *as if* run in parallel to them. For instance, the program $z^2 := x; x := 1$ (comprising a put towards node 2, followed by a standard CPU store) can result in z containing value 1 as follows: 1) CPU offloads the put instruction to the NIC; 2) CPU executes $x := 1$; 3) NIC executes the put, fetching the *new* value 1 of x and updating the remote location z in node 2 to this new value. To prevent this weak behaviour, a programmer can *poll* the remote instruction (towards node 2) by executing $\text{Poll}(2)$, as shown in Fig. 2a: this blocks the CPU until the NIC confirms that the put has been executed, thereby preventing the above scenario.

The polling system on RDMA hardware (and thus RDMA^{TSO}) is highly brittle in that it synchronises with the *earliest* (in program order) unpollled remote operation. For instance, in Fig. 2b the single poll only acknowledges the first




Fig. 2: Polling on RDMA^{TSO}

Fig. 3: Waiting on RDMA^{WAIT}

put, and the second put can be arbitrarily delayed, once again enabling the outcome $z = 1$. Preventing unintended weak behaviours therefore often relies on *counting* remote operations and polling them accordingly; e.g. in this case we must use two polls to prevent the weak outcome, as in Fig. 2c.

The RDMA^{WAIT} Model. The non-local semantics of polls does not lend itself to compositional programming and verification. That is, the polling semantics depends on the *exact number* of earlier remote operations towards the same node. To address this, recent work developed LOCO [4] as an RDMA library for composable objects with a more abstract completion system that ensures modularity and compositionality through a *waiting* instruction that is analogous to polling but is compositional. Specifically, in LOCO each remote operation is associated with a *work identifier*, $d \in \text{Wid}$, and the wait operation **Wait**(d) ensures the completion of all previous operations with this identifier (multiple remote operations may have the same identifier). This is illustrated in Figs. 3a and 3b (obtained from Figs. 2a and 2b by replacing polls with waits), where $z^2 :=^d x$ denotes a put (as before) with work id d . Note that unlike in Fig. 2b, adding an earlier put in Fig. 3b (with different work id e) does not alter the behaviour of **Wait**(d) and the weak outcome $z=1$ remains prohibited.

From a reordering perspective, RDMA^{WAIT} is still quite permissive. For example, because a remote NIC sends an acknowledgement for a put as soon as it is received (but before the put takes effect in memory), RDMA^{WAIT} permits the store-buffering behaviour in Fig. 4. Therefore, using RDMA^{WAIT}, LOCO additionally implements a *global-fence operation* towards a node n , written **GFence**($\{n\}$), that blocks until all previous remote operations towards n are *fully* completed (see §4.1). Replacing **Wait**(d) and **Wait**(e) in Fig. 4 respectively with fences **GFence**($\{2\}$) and **GFence**($\{1\}$) would prevent the store-buffering behaviour.

2.2 Background: MOWGLI

To support compositional specification and verification, Ambal et al. have developed the MOWGLI framework [4]. They have specified the RDMA^{WAIT} formal model (obtained from RDMA^{TSO} by replacing the **poll** instruction with **Wait**) in MOWGLI and subsequently used it as a foundation for developing and verifying a suite of RDMA libraries. The principal one is a *shared variable* (SV) library (see §4.1), where each node possesses a local copy of each variable x . The methods include store ($x :=_{\text{sv}} v$) and load ($a :=_{\text{sv}} x$) operations to access the local

$y = 0$	$x = 0$
$x^2 :=^d 1$	$y^1 :=^e 1$
$\text{Wait}(d)$	$\text{Wait}(e)$
$a := y$	$b := x$

(a, b) = (0, 0) ✓

$\text{SVar } x = 0$	
	$z = 0$
$z^2 := 1$	$a :=_{\text{sv}} x$
$x :=_{\text{sv}} 1$	$b := z$
$\text{Bcast}_{\text{sv}}(x)$	

(a) (a, b) = (1, 0) ✗

$\text{SVar } x = 0$		
	$y, z = 0, 0$	
$z^2 := 1$	$a := y$	$c :=_{\text{sv}} x$
$x :=_{\text{sv}} 1$	$b := z$	$y^2 := 1$
$\text{Bcast}_{\text{sv}}(x)$		

(b) (a, b, c) = (1, 0, 1) ✓

Fig. 4: Store buffering

Fig. 5: Shared variable examples

copy, as well as a broadcast ($\text{Bcast}_{\text{sv}}(x)$) operation to forward the local value to other nodes.

Specification. MOWGLI [4] is a declarative framework for modularly specifying and verifying libraries in the context of (very) weak concurrency models. Unlike other declarative frameworks in the literature [27, 31], MOWGLI can handle the behaviours allowed by RDMA programs. The key novelty in MOWGLI enabling this is the use of a fixed set of *stamps*, $\text{Stamp} = \{a_1, \dots\}$, and the *stamp-order* relation, $\text{ppo} \subseteq \text{Stamp} \times \text{Stamp}$, defined as a subset of the program order that is *preserved*. This then allows one to define weak libraries where the program order is not fully preserved, as is the case in RDMA.

We present the stamps and their ordering in Fig. 9 (assuming that the underlying CPUs follow the TSO model). Intuitively, each stamp denotes a behaviour category, such as a CPU write (aCW), a CPU read (aCR), a NIC remote read (aNRr_n) or write (aNRw_n) towards n , or a NIC local read (aNLr_n) or write (aNLw_n) towards n . Compared to [4], we also introduce a new stamp aNR_n to represent the ordering guarantees of remote RMWs (see §2.3).

This stamp mechanism addresses two problems. The first is the reordering of methods of different libraries. As libraries are defined *independently*, the exact interaction between pairs of methods of different libraries cannot be explicit. Instead, libraries can associate their method calls with generic behaviour categories (stamps), so that their interactions can be implicitly deduced. For instance, in Fig. 5a, $z^2 := 1$ and $b := z$ are part of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$, while $\text{Bcast}_{\text{sv}}(x)$ and $a :=_{\text{sv}} x$ are part of the sv library. To determine if the outcome $(a, b) = (1, 0)$ is allowed, we need to check if $z^2 := 1$ and $\text{Bcast}_{\text{sv}}(x)$ can be reordered on node 1, and if $a :=_{\text{sv}} x$ and $b := z$ can be reordered on node 2. The semantics of the two libraries (§3 and §A) ensure that $z^2 := 1$ and $\text{Bcast}_{\text{sv}}(x)$ behave as remote writes towards node 2 (stamp aNRw_2) and that $a :=_{\text{sv}} x$ and $b := z$ behave as CPU reads (stamp aCR). This enforces their respective program orders as $\langle z^2 := 1, \text{aNRw}_2 \rangle \xrightarrow{\text{ppo}} \langle \text{Bcast}_{\text{sv}}(x), \text{aNRw}_2 \rangle$ and $\langle a :=_{\text{sv}} x, \text{aCR} \rangle \xrightarrow{\text{ppo}} \langle b := z, \text{aCR} \rangle$, where ppo is the *preserved program order*, i.e. they cannot be reordered. Moreover, if $a = 1$, then we have the *happens-before* (hb) relation $\langle \text{Bcast}_{\text{sv}}(x), \text{aNRw}_2 \rangle \xrightarrow{\text{hb}} \langle a :=_{\text{sv}} x, \text{aCR} \rangle$, and as $\text{ppo} \subseteq \text{hb}$, by transitivity we have $\langle z^2 := 1, \text{aNRw}_2 \rangle \xrightarrow{\text{hb}} \langle b := z, \text{aCR} \rangle$, i.e. the weak outcome $(a, b) = (1, 0)$ is prohibited.

The second problem stamps address is the *partial* execution of methods. A method call may have multiple visible effects, and observing one does not necessarily imply that others are also observed. In Fig. 5b the shared variable

x is read by the *third* node, which then sends a message to node 2 (through $y^2 := 1$). As such, when $(a, c) = (1, 1)$, we have a $\xrightarrow{\text{hb}}$ chain from $\text{Bcast}_{\text{sv}}(x)$ to $b := z$ and may naturally expect $c = 1$. However, this is *not* case. Specifically, as per the semantics of SV, $\text{Bcast}_{\text{sv}}(x)$ is associated with (at least) two stamps, aNRW_2 (remote write towards node 2) and aNRW_3 (remote write towards node 3), where the latter is observed but is *not* ordered with the earlier $z^2 := 1$ operation (as they are toward different nodes). That is, we have the hb orders $\langle z^2 := 1, \text{aNRW}_2 \rangle \xrightarrow{\text{ppo} \sqsubseteq \text{hb}} \langle \text{Bcast}_{\text{sv}}(x), \text{aNRW}_2 \rangle$ (as in example Fig. 5a) and $\langle \text{Bcast}_{\text{sv}}(x), \text{aNRW}_3 \rangle \xrightarrow{\text{hb}} \langle b := z, \text{aCR} \rangle$, and when put together they do *not* imply $\langle z^2 := 1, \text{aNRW}_2 \rangle \xrightarrow{\text{hb}} \langle b := z, \text{aCR} \rangle$, allowing the weak outcome $b = 0$. In other words, $z^2 := 1$ and $\text{Bcast}_{\text{sv}}(x)$ can be *partially* reordered: although their respective updates (on z and x) towards node 2 stay ordered, the update on x towards *other* nodes (i.e. node 3) may take place before $z^2 := 1$ is executed. Associating a method call with multiple stamps allows us to express such nuances.

Implementation and Soundness. Within the MOWGLI framework, Ambal et al. [4] also formalise the notion of a *library implementation* and what it means for an implementation I to be *sound* against its specification, i.e. that the behaviours of the implementation are contained in those of its specification. To enable proving implementation soundness *compositionally*, they establish a *local soundness* theorem. Specifically, to show that an implementation I of library L is correct, one must show that for *all* client programs P with calls to L (where P may in general contain calls to libraries other than L), replacing the calls to L with their corresponding (inlined) implementation yields the same outcome. Intuitively, as the only calls being replaced (inlined) are those of L , the calls to libraries other than L should not affect the outcome. That is, it should be sufficient to show that the implementation is *locally sound* by considering client programs that only constitute calls to L . Ambal et al. then prove that local soundness implies soundness: if I is a locally sound implementation of L (i.e. for all client programs that only comprise calls to L), then I is a sound implementation of L (i.e. for all client programs).

As we discuss below, we use MOWGLI to specify several RDMA libraries and verify their implementations, as shown in Fig. 1.

2.3 Remote Read-Modify-Write Operations

CPU Read-Modify-Writes. Read-modify-writes (RMW) are a category of synchronisation operations that simultaneously read the value v of a location and update (modify-write) it in place. Examples of common RMWs include the compare-and-swap, $\text{CAS}(x, v_1, v_2)$, instruction (it reads the current value v of x and updates it to v_2 if $v = v_1$ and otherwise leaves it unchanged); and the fetch-and-add, $\text{FAA}(x, v)$, instruction (it increments the value of x by v unconditionally). Both operations return the old value of x . These operations are useful for ensuring inter-thread synchronisation and are often used to implement strong synchronisation mechanisms such as locks (mutexes).

	$x = 0$			$x = 0$			$x = 0$
RCAS ($a, x^2, 0, 2$)	$x := 1$	RCAS ($a, x^3, 0, 2$)	$x^3 := 1$		RCAS ($a, x^3, 0, 2$)	RFAA ($b, x^3, 1$)	
(a) $x = 2$ ✓		(b) $x = 2$ ✓			(c) $x = 2$ ✗		

Fig. 6: Examples showcasing the limited atomicity of remote RMW operations

CPU RMWs behave *atomically*: their ‘read’ and ‘modify-write’ phases cannot be interleaved by concurrent instructions. As such, RMWs are commonly referred to as ‘atomic operations’. This is illustrated in the example across where the outcome $x=2$ is disallowed. If the right thread executes first, then x is updated to 1 and subsequently the CAS fails. If the left thread executes first, then the right thread overwrites x to 1.

$x = 0$	
$a := \text{CAS}(x, 0, 2)$	$x := 1$
$x = 2$ ✗	

Remote RMWs. The RDMA hardware specification [21] optionally supports two remote RMW instructions, referred to as ‘atomics²’: $\text{RCAS}(a, x, v_1, v_2)$, analogous to $a := \text{CAS}(x, v_1, v_2)$ on CPUs, and $\text{RFAA}(a, x, v)$, analogous to $a := \text{FAA}(x, v)$ on CPUs, where x is a remote location in both cases.

Unlike CPU RMWs, remote RMWs do *not* always behave atomically: their ‘read’ and ‘modify-write’ phases may be interleaved by other CPU or (remote) put/get instructions. This is illustrated in the examples of Figs. 6a and 6b, executing a remote CAS in parallel with a CPU store (Fig. 6a) and a put (Fig. 6b), where the remote CAS can first read 0 from x , be interleaved with the concurrent CPU store/put writing 1 to x , and then update x to 2.

This weakness is due to an inherent hardware limitation. Atomicity is possible on CPUs because a CPU core can: 1) request exclusive access to a cache line; 2) read the cache line; 3) write to the cache line; 4) release the cache line. During periods of exclusive access, other components (e.g. other CPU cores or the NIC) cannot access the cache line in-between the ‘read’ and ‘modify-write’. This, however, is not feasible over RDMA since NICs cannot lock a cache line; they can only submit read and write operations to their PCIe root complex. As such, it is not possible to block accesses by other components (e.g. the CPU) interleaving between the NIC’s ‘read’ and the ‘modify-write’.

Nevertheless, remote RMWs do behave atomically with respect to other remote RMWs. For instance, as shown in Fig. 6c, a remote FAA cannot interleave between the ‘read’ and ‘modify-write’ phases of a remote CAS.

In practice, one can ensure atomicity of accesses to a location x by ensuring x is *only* ever accessed through remote RMWs. As such, it is common for RDMA programs to access *local* locations (i.e. those residing on their node) through remote RMWs (via loop-back). To provide atomicity between remote RMWs and other operations, we require software solutions, as supported by $\text{RDMA}_{\text{RMW}}^{\text{SC}}$.

² Although RMWs are commonly referred to as ‘atomics’ in the RDMA specification, they do *not* always behave atomically.

	$x, y = 0, 0$		$x, y = 0, 0$	$y = 0$	$x = 0$
$a := x^2$	$b := y$	$\text{RCAS}(a, x^2, 8, 9)$	$b := y$	$\text{RFAA}(-, x^2, 1)$	$\text{RFAA}(-, y^1, 1)$
$y^2 := 1$	$x := 1$	$y^2 := 1$	$x := 1$	$\text{Poll}(2)$	$\text{Poll}(1)$
				$a := y$	$b := x$

(a) $(a, b) = (1, 1)$ ✓ (b) $(a, b) = (1, 1)$ ✗ (c) $(a, b) = (0, 0)$ ✓

Fig. 7: Examples of remote RMW behaviours and how they compare from Puts.

Extending RDMA^{TSO} with RMWs. The RDMA^{TSO} and $\text{RDMA}^{\text{WAIT}}$ models do not include the semantics of remote RMWs; we close this gap in this work. Specifically, starting from RDMA^{TSO} [3], we formulate $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ both declaratively and operationally and prove the two characterisations are equivalent (see §D).

Our main reference for modelling the semantics of remote RMWs is the Infini-band technical specification [21]. However, as the specification is often ambiguous, we developed our model in close collaboration with NVIDIA experts specialising in RDMA hardware who confirmed the expected behaviours of RMWs and that our model captures them faithfully.

Compared to RDMA^{TSO} , our $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ declarative model brings two important changes. The first is a new relation, the ‘remote-atomic-order’ **rao**, capturing the mutual exclusion of remote RMWs. We require a total order **rao**_{*n*} on remote RMWs towards each node *n*, such that **rao**_{*n*} $\subseteq$ **hb** (i.e. it induces synchronisation). The second is a new stamp, **aNAR**_{*n*} (the ‘NIC atomic read’), encoding the new ordering guarantees of the read phase of a remote RMW (see Fig. 9). Recall that a **Get** performs a NIC remote read (stamp **aNRR**_{*n*}) followed by a NIC local write (**aNLW**_{*n*}), while a **Put** performs a NIC local read (**aNLR**_{*n*}) followed by a NIC remote write (**aNRW**_{*n*}). Analogously, a remote RMW, e.g. $\text{RFAA}(x, y, v)$, performs (up to) three NIC accesses: 1) it remotely reads *y* (**aNAR**_{*n*}); 2) remotely updates *y* (**aNRW**_{*n*}); and 3) locally writes (the return value) to *x* (**aNLW**_{*n*}).

Note that the stamp **aNAR**_{*n*} is required because a remote read stamp (**aNRR**_{*n*}) is insufficient for modelling the stronger ordering guarantees of the ‘read’ phase of an RMW. We show an example of this in Figs. 7a and 7b. The (remote) read phase of a **Get** (**aNRR**_{*n*}) may be delayed (reordered) after a later remote write (**aNRW**_{*n*} of a **Put** or RMW). As such, the weak ‘load-buffering’ behaviour in Fig. 7a is allowed. By contrast, the read phase of a remote RMW (**aNAR**_{*n*}) cannot be delayed, and thus the analogous behaviour is prohibited in Fig. 7b.

Finally, the example in Fig. 7c shows that the remote write (‘modify’) phase (**aNRW**_{*n*}) of an RMW behaves similarly to that of a **Put**. In particular, a poll does *not* enforce the full completion of the remote write and thus the weak ‘store-buffering’ behaviour presented is allowed, similarly to Fig. 4.

Supporting Modularity with $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$. As $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ is not modular, we develop $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ by adapting $\text{RDMA}^{\text{WAIT}}$ [4, 20]. We then implement $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ using $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ and prove that it is correct (§C) against its specification.

2.4 Modular RDMA Synchronisation Libraries

We now implement RDMA libraries *modularly* and specify and verify them using MOWGLI. A key use case of our remote RMWs is for implementing network-wide locks that ensure mutual exclusion of critical sections. A lock library provides two main operations, $\text{Acq}(l)$ and $\text{Rel}(l)$, for acquiring and releasing a lock l , respectively. When specifying such a network lock, there are several choices for defining its semantics as there are trade-offs between the guarantees (strength) of a lock and the efficiency of its implementation.

Fig. 8 presents several variants of an example where two threads use a lock l to access locations x and y in a critical section (the first thread writing to x and y and the last thread reading from x and y). As the locks are expected to ensure atomicity of the critical sections (enclosed within the lock acquisition and release blocks), the expected outcomes are either $a = b = 0$ or $a = b = 1$, i.e. not $a \neq b$. However, ensuring this strong guarantee for locks is not straightforward over RDMA. Specifically, while ensuring mutual exclusion is necessary for prohibiting the weak $a \neq b$ behaviour, it is not sufficient. We must additionally ensure that the operations enclosed in a critical section are *completed* before the end of the critical section (and hence are not *reordered* past the lock release). However, as we demonstrated above, meeting these latter constraints are not always straightforward due to the weak ordering guarantees on remote operations.

Weak Lock Library. The weakest network lock that we consider ensures mutual exclusion *only*, but does not prohibit the enclosed operations from being reordered. As shown in Fig. 8a, when the operations enclosed in a critical section are CPU loads and stores, the weak outcome $a \neq b$ is prohibited. By contrast, as shown in Fig. 8b, when the enclosed operations are over RDMA (two Puts in Fig. 8b), then a weak lock is insufficient and we may observe $a \neq b$. This is because the remote operations may not complete before the critical section ends.

Thus, we require an operation akin to a global fence (see §2.1) to ensure that these remote operations are completed. Note that as shown in Fig. 8c, the global fence in isolation (without the protection provided by a weak lock) is also insufficient for prohibiting the weak behaviour as it only provides intra-thread synchronisation (and does not ensure mutual exclusion). However, as shown in Fig. 8d, if we combine a weak lock with a global fence, we can attain the desired strong guarantees and prohibit $a \neq b$.

Strong Lock Library. The weak lock library discussed above is efficient and gives programmers full control over synchronisation. However, if not used correctly, without the relevant global fences, its guarantees are not as strong as one may expect. That is, in designing the weak lock library, we opted for better performance over the strength of guarantees. We next develop a *strong* lock library that achieves the desired strong guarantees (without the need for additional synchronisation via fences). Specifically, on releasing a strong lock *all* earlier operations are guaranteed to have *fully* completed.

This is illustrated in Fig. 8e, where the outcome $a \neq b$ is once again prohibited. However, the strong guarantees of strong locks come at the cost of their implementation efficiency. Intuitively, an implementation of a strong lock release

$x, y = 0, 0$	
$\text{Acq}_{\text{WL}}(l)$ $x := 1$ $y := 1$ $\text{Rel}_{\text{WL}}(l)$	$\text{Acq}_{\text{WL}}(l)$ $a := x$ $b := y$ $\text{Rel}_{\text{WL}}(l)$

(a) $a \neq b$ ✗

$x, y = 0, 0$	
$\text{Acq}_{\text{WL}}(l)$ $x^2 := 1$ $y^2 := 1$ $\text{Rel}_{\text{WL}}(l)$	$\text{Acq}_{\text{WL}}(l)$ $a := x$ $b := y$ $\text{Rel}_{\text{WL}}(l)$

(b) $a \neq b$ ✓

	$x, y = 0, 0$
$x^2 := 1$ $y^2 := 1$ $\text{GFence}(\{2\})$	$a := x$ $b := y$

(c) $a \neq b$ ✓

	$x, y = 0, 0$
$\text{Acq}_{\text{WL}}(l)$ $x^2 := 1$ $y^2 := 1$ $\text{GFence}(\{2\})$ $\text{Rel}_{\text{WL}}(l)$	$\text{Acq}_{\text{WL}}(l)$ $a := x$ $b := y$ $\text{Rel}_{\text{WL}}(l)$

(d) $a \neq b$ ✗

$x = 0$	$y = 0$
$\text{Acq}_{\text{SL}}(l)$ $y^2 := 1$ $x := 1$ $\text{Rel}_{\text{SL}}(l)$	$\text{Acq}_{\text{SL}}(l)$ $a := x^1$ $b := y$ $\text{Rel}_{\text{SL}}(l)$

(e) $a \neq b$ ✗

	$x, y = 0, 0$	
	$\text{NLOCK } l$	
$\text{Acq}_{\text{NL}}(l^2)$ $x^2 := 1$ $y^2 := 1$ $\text{Rel}_{\text{NL}}(l^2)$		$\text{Acq}_{\text{NL}}(l^2)$ $a := x^2$ $b := y^2$ $\text{Rel}_{\text{NL}}(l^2)$

(f) $a \neq b$ ✗

Fig. 8: Examples of weak, strong, and node lock behaviours

issues a global fence towards *every* node on the network to ensure that there are no pending remote operations. This is in contrast to a weak lock release implementation that issues no fence by default, and developers have full control over fencing the relevant nodes.

Node Lock Library. As a midway between the efficient weak locks, requiring manual synchronisation, and the inefficient strong locks, we develop the concept of (more fine-grained) *node* locks. Intuitively, as shown in Fig. 8f, a node lock l is associated with a specific node n (node 2 in Fig. 8f) and provides strong guarantees only for locations on n .

A node lock is stronger than a weak lock: as shown in Fig. 8f the weak behaviour $a \neq b$ is prohibited without the need for additional synchronisation. Moreover, a node lock is weaker than a strong lock in two ways. First, it only provides guarantees for operations towards *one* node. For instance, consider a variant of the example in Fig. 8f where the lock l is associated with node 1 (instead of 2); the outcome $a \neq b$ would once again be allowed. Second, it does *not* provide any intra-thread ordering guarantees in that releasing a node lock does not guarantee that previous operations (even towards the associated node) have completed. For instance, in the program $\text{Acq}_{\text{NL}}(l^2); z^2 := x; \text{Rel}_{\text{NL}}(l^2); x := 1$ the outcome $z = 1$ is *allowed*: $z^2 := x$ and the lock release may not have fully completed before the CPU runs the subsequent $x := 1$ store; i.e., while $z^2 := x$ cannot be reordered past $\text{Rel}_{\text{NL}}(l^2)$, the $x := 1$ can be reordered *before* both of them. More concretely, our implementation of Rel_{NL} (§4.4) comprises RDMA operations that can be delayed after later CPU operations.

Nevertheless, as a common usage of a lock is to protect a specific object that is likely to reside on a single node, this level of guarantee is sufficient for many applications, while enabling efficient implementations.

The $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ Library. Lastly, to simplify RDMA programming, we specify and implement the $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ library that fully abstracts away the notion of nodes and provides strong *sequentially consistent* (SC) [23] semantics via four (per-location) instructions, Write_{SC} , Read_{SC} , CAS_{SC} , and FAA_{SC} analogous to stores,

loads, and RMWs on CPUs with strong SC semantics. Our implementation uses node locks to wrap RDMA operations and ensure they become visible in the order they are submitted. Indeed, as we discuss later in §5, we can use the same approach to implement *any concurrent data structure* over RDMA, and show that it is correct in that it is *linearisable* [19].

3 Extending $\text{RDMA}^{\text{WAIT}}$ to $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$

We present $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ *model*, an extension of $\text{RDMA}^{\text{WAIT}}$ [4] with remote RMW instructions. Our definitions naturally extend those of $\text{RDMA}^{\text{WAIT}}$. To underline the distinction between the two, we have **highlighted** our extensions from $\text{RDMA}^{\text{WAIT}}$ to $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$. We specify $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ in MOWGLI [4], yielding a *modular* semantics that enables *compositional* reasoning. In particular, as we show below, since LOCO libraries can be freely composed together, this allows us to use the *locality* result of MOWGLI to verify each library modularly (in isolation). We proceed with an account of MOWGLI preliminaries (§3.1) and present $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ in §3.2.

3.1 The MOWGLI Framework Preliminaries

We assume two sets for threads $t \in \text{Tid}$ and nodes $n \in \text{Node}$, where each thread t is associated with a node $\mathbf{n}(t)$. Recall from §2.2 that MOWGLI can be instantiated with a set of *stamps* Stamp and a relation $\text{sto} \subseteq \text{Stamp} \times \text{Stamp}$. In the case of $\text{RDMA}^{\text{WAIT}}$ and $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$, the stamps and their associated **sto** are as presented in Fig. 9. Note that certain stamps, e.g. $\mathbf{a}\text{NLR}_n$, are associated with a node n , and each induce a *family* of stamps, e.g. $\mathbf{a}\text{NLR} \triangleq \bigcup_{n \in \text{Node}} \{\mathbf{a}\text{NLR}_n\}$. The **highlighted** sections (row H and column 8) denote our extensions from $\text{RDMA}^{\text{WAIT}}$ to $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ and are associated with the new stamp family $\mathbf{a}\text{NAR}$ used to specify RMWs (see §2.2). The **✓** (e.g. in cell A2) denotes that the corresponding stamps (e.g. $\mathbf{a}\text{CR}$ and $\mathbf{a}\text{CW}$) are *ordered* in that the program order between their constituent subevents is *preserved* and thus their effects are observed in order. Conversely, **✗** denotes that the stamps are *not ordered* (they may be reordered) and thus the effects of their subevents may be observed *out of order*. The SN denotes the stamps are ordered if and only if they are associated with the *same node*.

Libraries. Intuitively, a library L specification identifies its associated *methods* as well as the semantics of these methods. A *method call* is of the form $m(\tilde{v})$, where m denotes the method name and $\tilde{v}$ denote its arguments. Ambal et al. capture the method semantics in MOWGLI by identifying the set of *executions* that are L -consistent in that they uphold the guarantees promised by L . To this end, they associate L with a set $\mathcal{C}$ of L -consistent *executions*. A *library* is then formally defined as a triple $L = \langle M, \text{loc}, \mathcal{C} \rangle$, where M is its set of *method names* (e.g. **Write** or **Put**); **loc** associates each method call with its set of accessed locations (within the method call arguments); and $\mathcal{C}$ is its set of L -consistent *executions*. (MOWGLI further requires $\mathcal{C}$ to adhere to some basic properties to ensure modularity [4], which we elide here.) We use the prefix ‘ L .’ to project the components of a library L , e.g. $L.M$.

		Later (in Program Order) Stamp											
		single					families						
		1	2	3	4	5	6	7	8	9	10	11	12
		aCR	aCW	aCAS	aMF	aWT	aNLR _n	aNRW _n	aNAR _n	aNRR _n	aNLW _n	aRF _n	aGF _n
Earlier (in Program Order) Stamp	single	A aCR	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		B aCW	✗	✓	✓	✓	✗	✓	✓	✓	✓	✓	✓
		C aCAS	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		D aMF	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		E aWT	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	families	F aNLR _n	✗	✗	✗	✗	SN	SN	SN	SN	SN	SN	SN
		G aNRW _n	✗	✗	✗	✗	✗	SN	SN	SN	SN	✗	SN
		H aNAR _n	✗	✗	✗	✗	✗	SN	SN	SN	SN	SN	SN
		I aNRR _n	✗	✗	✗	✗	✗	✗	✗	✗	SN	SN	SN
		J aNLW _n	✗	✗	✗	✗	✗	✗	✗	✗	SN	✗	SN
		K aRF _n	✗	✗	✗	✗	SN	SN	SN	SN	SN	SN	SN
		L aGF _n	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

Fig. 9: The **sto** order in $\text{RDMA}^{\text{WAIT}}$ and $\text{RDMA}^{\text{WAIT}}_{\text{RMW}}$, where highlighted cells denote our extensions from $\text{RDMA}^{\text{WAIT}}$ to $\text{RDMA}^{\text{WAIT}}_{\text{RMW}}$. The ✓ denotes that the (program-order-related) stamps are *ordered*; the ✗ denotes that the stamps are *not ordered*; the SN denotes the stamps are ordered iff they are associated with the *same node*.

Events and Executions. In the literature of declarative models, traces of a program are represented as a set of *executions*. An execution is a graph comprising: 1) a set of *events* (graph nodes), where each event is associated with the execution of a method call; and 2) a number of relations on events (graph edges). For instance, if thread t executes a $\text{Read}(x)$ and reads value v , the corresponding event is of the form $\langle t, \iota, \langle \text{Read}, (x), v \rangle \rangle$, where ι denotes its (unique) event identifier. Identifiers serve to distinguish calls to the same method (with same arguments and output) by the same thread in an execution. For an event e , we write $\mathbf{t}(e)$ and $\mathbf{m}(e)$ to extract its thread and method name, respectively.

Definition 1 (Events and Executions). An event is a tuple $\langle t, \iota, \langle m, \tilde{v}, v' \rangle \rangle$, where $t \in \text{Tid}$ denotes the executing thread, ι is the (unique) event identifier, m denotes the method being executed, $\tilde{v} \in \text{Val}^*$ is the method input (arguments) and $v' \in \text{Val}$ is its output (return value, which may be unit $()$). An execution $\mathcal{G}$ is a tuple $\langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ where:

- E is the set of events;
- $\text{po} \subseteq E \times E$ is the (strict) program order, total for each thread;
- $\text{stmp} : E \rightarrow \mathcal{P}(\text{Stamp})$ associates each event with a non-empty set of stamps and induces a set of subevents, $\text{SEvent} \triangleq \{ \langle e, a \rangle \mid e \in E \wedge a \in \text{stmp}(e) \}$;
- $\text{so} \subseteq \text{SEvent} \times \text{SEvent}$ is the synchronisation order, representing the intra-library dependencies exported by each library;
- $\text{hb} \subseteq \text{SEvent} \times \text{SEvent}$ is the happens-before order, a strict partial order such that $\text{so} \cup \text{ppo} \subseteq \text{hb}$, where $\text{ppo} \subseteq \text{SEvent} \times \text{SEvent}$ denotes the preserved program order capturing inter-library dependencies and is defined as follows:

$$\text{ppo} \triangleq \{ \langle \langle e_1, a_1 \rangle, \langle e_2, a_2 \rangle \rangle \mid \langle e_1, e_2 \rangle \in \text{po} \wedge a_i \in \text{stmp}(e_i) \wedge \langle a_1, a_2 \rangle \in \text{sto} \}$$

Notations. Given a set A and a relation $r \subseteq A \times A$, we write r^+ for the transitive closure of r ; r^* for its reflexive transitive closure; r^{-1} for the inverse of r ; and $[A]$ for the identity relation on A , i.e. $\{\langle a, a \rangle \mid a \in A\}$. We write $r_1; r_2$ for the relational composition of r_1 and r_2 : $\{\langle a, b \rangle \mid \exists c. \langle a, c \rangle \in r_1 \wedge \langle c, b \rangle \in r_2\}$. We write $A|_c$ to restrict A with condition c . For instance, given a set of events E , we define $E|_L \triangleq \{e \in E \mid \mathbf{m}(e) \in L.M\}$, $E|_t \triangleq \{e \in E \mid \mathbf{t}(e) = t\}$, and we write $E|_d$ for the set of events in E with work identifier d . We define $E_x \triangleq \{e \in E \mid x \in \mathbf{loc}(e)\}$. Similarly, we define $r|_c \triangleq [A|_c]; r; [A|_c]$ (e.g. $\text{po}|_t$) and $r_x \triangleq [E_x]; r; [E_x]$ (e.g. po_x). Given a subset $A' \subseteq A$, we define $r|_{A'} \triangleq [A']; r; [A']$. When r is a strict partial order, we write $r|_{\text{imm}}$ for its immediate edges, i.e. $r \setminus (r; r)$.

Given execution $\mathcal{G} = \langle E, \text{po}, \text{stamp}, \text{so}, \text{hb} \rangle$, we write $\mathcal{G}|_L$ for $\langle E|_L, \text{po}|_L, \text{stamp}|_L, \text{so}|_L, \text{hb}|_L \rangle$, where $\text{stamp}|_L$ denotes the function obtained by restricting the domain of stamp (i.e. E) to $E|_L$. We use the prefix ' $\mathcal{G}.$ ' to project the components of $\mathcal{G}$ (e.g. $\mathcal{G}.\text{po}$), including its derived ones (e.g. $\mathcal{G}.\text{SEvent}$). Given a stamp a , we write $\mathcal{G}.a$ for $\{s \in \mathcal{G}.\text{SEvent} \mid s = \langle -, a \rangle\}$; analogously for a stamp family, e.g. $\mathcal{G}.\text{aNR}$. We define the set of *read subevents* as $\mathcal{G}.\mathcal{R} \triangleq \mathcal{G}.\text{aCR} \cup \mathcal{G}.\text{aCAS} \cup \mathcal{G}.\text{aNL} \cup \mathcal{G}.\text{aNR} \cup \mathcal{G}.\text{aNR}$, and *write subevents* as $\mathcal{G}.\mathcal{W} \triangleq \mathcal{G}.\text{aCW} \cup \mathcal{G}.\text{aCAS} \cup \mathcal{G}.\text{aNLW} \cup \mathcal{G}.\text{aNRW}$. Given a set of subevents A , we define $A_x \triangleq \{s \in A \mid \mathbf{loc}(s) = \{x\}\}$; e.g. $\mathcal{G}.\mathcal{W}_x$ is the set of write subevents on x . When the choice of $\mathcal{G}$ is clear, we omit ' $\mathcal{G}.$ ', e.g. we simply write $\mathcal{W}$ for $\mathcal{G}.\mathcal{W}$ and $[\text{aCW}]$ for $[\mathcal{G}.\text{aCW}]$.

Consistency. An execution is *consistent* against a set of libraries Λ iff 1) $\mathcal{G}|_L$ is L -consistent for each $L \in \Lambda$; 2) its events and their synchronisation are those of the libraries in Λ ; and 3) its happens-before relation is irreflexive. Note that the first condition ensures *modularity* as each library can specify independently the visible behaviours of its functions (stamps), its allowed outcomes (consistency) and the synchronisation (guarantees) it offers (**so**).

Definition 2 (Consistency). Let Λ be a set of libraries where $L_1.M \cap L_2.M = \emptyset$ for distinct L_1, L_2 . An execution $\mathcal{G} = \langle E, \text{po}, \text{stamp}, \text{so}, \text{hb} \rangle$ is Λ -consistent iff:

- For all $L \in \Lambda$: $\mathcal{G}|_L \in L.C$ (i.e. $\mathcal{G}$ is L -consistent for each $L \in \Lambda$);
- $E = \bigcup_{L \in \Lambda} E|_L$ and $\text{so} = \bigcup_{L \in \Lambda} \text{so}|_L$; and
- **hb** is irreflexive (i.e. **hb** is a strict partial order).

3.2 The Declarative $\text{RDMA}^{\text{WAIT}}_{\text{RMW}}$ Model

We present $\text{RDMA}^{\text{WAIT}}_{\text{RMW}}$ as an extension of $\text{RDMA}^{\text{WAIT}}$ [4] with remote RMWs. Our definitions naturally extend those of $\text{RDMA}^{\text{WAIT}}$. To underline the distinction between the two, we have **highlighted** our extensions from $\text{RDMA}^{\text{WAIT}}$ to $\text{RDMA}^{\text{WAIT}}_{\text{RMW}}$.

The $\text{RDMA}^{\text{WAIT}}_{\text{RMW}}$ Methods. $\text{RDMA}^{\text{WAIT}}_{\text{RMW}}$ methods extend those of $\text{RDMA}^{\text{WAIT}}$ with remote RMWs as defined by the following grammar, where $\text{RDMA}^{\text{WAIT}}$ methods comprise local (CPU) operations on TSO machines and remote operations.

```

 $m(\tilde{v}) ::= \text{Write}(x, v) \mid \text{Read}(x) \mid \text{CAS}(x, v_1, v_2) \mid \text{Mfence}()$  //  $\text{RDMA}^{\text{WAIT}}$ : Local
           $\mid \text{Get}(x, y, d) \mid \text{Put}(x, y, d) \mid \text{Wait}(d) \mid \text{Rfence}(n)$  //  $\text{RDMA}^{\text{WAIT}}$ : Remote
           $\mid \text{RCAS}(x, y, v_1, v_2, d) \mid \text{RFAA}(x, y, v, d)$  // Remote RMWs

```

The remote operations comprise `Get`, `Put`, `Wait` (as described in §2.1), and `Rfence` instructions. Note that for readability in our examples we write $x :=^d y^n$ (resp. $x^n :=^d y$) for `Get`(x, y, d) (resp. `Put`(x, y, d)). Similarly, we write $x := v$ (resp. $a := x$) for `Write`(x, v) (resp. `let` $a = \text{Read}(x)$ `in` $\dots$). The `Rfence`(n) denotes a *remote fence* that strongly orders all operations towards n without blocking the (local) CPU. That is, given a (sequential) program of the form $C; \text{Rfence}(n); C'$, all remote operations towards n in C are ordered before those in C' . The `RCAS`(x, y, v_1, v_2, d) is the remote analogue of writing `let` $v = \text{CAS}(y, v_1, v_2)$ `in` `Write`(x, v) with work identifier d , where the RMW is run on remote location y and the result is written to local location x . Similarly, `RFAA`(x, y, v, d) increments (remote) y by v and writes its old value to x .

Well-addressed $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ **Executions.** We assume each location x is associated with exactly one node denoted by $\mathbf{n}(x)$. We write $\mathbf{n}(t)$ to denote the node on which t is run. An execution $\mathcal{G}$ is *well-addressed* iff it comprises method calls (in $\mathcal{G}.E$) with appropriate local locations when expected; e.g. for each `Write`($x, -$) or `Put`($-, x, -$) call by thread t in $\mathcal{G}$, $\mathbf{n}(x) = \mathbf{n}(t)$. We define `loc` for $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ as expected; e.g. `loc`(`Write`($x, -$)) = $\{x\}$, `loc`(`Put`($x, y, -$)) = $\{x, y\}$ and `loc`(`Mfence`) = $\emptyset$.

Well-stamped $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ **Executions.** An execution $\mathcal{G}$ is *well-stamped* if for all $e = \langle -, -, \langle m, (\tilde{v}), v' \rangle \rangle \in \mathcal{G}.E$: $\mathcal{G}.\text{stmp}(e) \in \text{stmp}_{\text{RW}}(m(\tilde{v}), v')$, with stmp_{RW} defined as follows. Note that depending on whether `RCAS` calls succeed, they may have multiple valid sets of stamps; as such, the stmp_{RW} function returns a set of stamp sets (set of set of stamps), though in all cases but for `RCAS` this set is a singleton.

$$\begin{aligned} \text{stmp}_{\text{RW}}(\text{CAS}(x, v_1, -, v_2)) &\triangleq \begin{cases} \{\{\mathbf{aMF}, \mathbf{aCR}\}\} & \text{if } v_1 \neq v_2 \\ \{\{\mathbf{aCAS}\}\} & \text{if } v_1 = v_2 \end{cases} & \text{stmp}_{\text{RW}}(\text{Write}(x, v, -)) &\triangleq \{\{\mathbf{aCW}\}\} \\ \text{stmp}_{\text{RW}}(\text{Get}(x, y, -, -)) &\triangleq \{\{\mathbf{aNR}_{\mathbf{n}(y)}, \mathbf{aNLW}_{\mathbf{n}(y)}\}\} & \text{stmp}_{\text{RW}}(\text{Read}(x, -)) &\triangleq \{\{\mathbf{aCR}\}\} \\ \text{stmp}_{\text{RW}}(\text{Put}(x, y, -, -)) &\triangleq \{\{\mathbf{aNL}_{\mathbf{n}(x)}, \mathbf{aNRW}_{\mathbf{n}(x)}\}\} & \text{stmp}_{\text{RW}}(\text{Mfence}(), -) &\triangleq \{\{\mathbf{aMF}\}\} \\ \text{stmp}_{\text{RW}}(\text{RFAA}(x, y^n, -, -)) &\triangleq \{\{\mathbf{aNAR}_n, \mathbf{aNRW}_n, \mathbf{aNLW}_n\}\} & \text{stmp}_{\text{RW}}(\text{Wait}(d, -)) &\triangleq \{\{\mathbf{aWT}\}\} \\ \text{stmp}_{\text{RW}}(\text{RCAS}(x, y, -, -, -)) &\triangleq \{\{\mathbf{aNAR}_{\mathbf{n}(y)}, \mathbf{aNLW}_{\mathbf{n}(y)}\}, \{\mathbf{aNAR}_{\mathbf{n}(y)}, \mathbf{aNRW}_{\mathbf{n}(y)}, \mathbf{aNLW}_{\mathbf{n}(y)}\}\} & \text{stmp}_{\text{RW}}(\text{Rfence}(n, -)) &\triangleq \{\{\mathbf{aRF}_n\}\} \end{aligned}$$

A successful remote RMW has three stamps for reading the remote location, modifying it, and writing it to the local location, while a failed `RCAS` does not modify the remote location. Recall that the remote read of a remote RMW yields stamp $\mathbf{aNAR}_n$, which offers more guarantees than the stamp $\mathbf{aNR}_{\mathbf{n}}$ of `Gets`.

We extend the location function (`loc`, defined above for $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$) to subevents. For method calls corresponding to *local operations* (with one or zero locations) their subevents have the same locations. The subevents of `Get`, `Put`, `RCAS`, and `RFAA` are associated with the relevant location as expected. For instance, if $e = \langle -, -, \langle \text{Get}, (x, y, d), - \rangle \rangle$ (with subevents $\mathbf{aNR}_{\mathbf{n}}$ and $\mathbf{aNLW}_n$), then $\text{loc}(\langle e, \mathbf{aNR}_{\mathbf{n}} \rangle) = \{y\}$ and $\text{loc}(\langle e, \mathbf{aNLW}_n \rangle) = \{x\}$; whereas if $e = \langle -, -, \langle \text{RFAA}, (x, y, v, d), - \rangle \rangle$, then $\text{loc}(\langle e, \mathbf{aNAR}_n \rangle) = \{y\}$, $\text{loc}(\langle e, \mathbf{aNRW}_n \rangle) = \{y\}$ and $\text{loc}(\langle e, \mathbf{aNLW}_n \rangle) = \{x\}$.

Well-formed $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ **Executions.** We shortly define the notion of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ -consistency for an execution $\mathcal{G}$. To do this, we need a few auxiliary functions and relations as follows. We assume functions $\mathbf{v}_R : \mathcal{G}.\mathcal{R} \rightarrow \text{Val}$ and $\mathbf{v}_W : \mathcal{G}.\mathcal{W} \rightarrow \text{Val}$, which associate each read (resp. write) subevent with the value returned (resp. written). We define the ‘reads-from’ relation, $\mathbf{rf} \subseteq \mathcal{G}.\mathcal{W} \times \mathcal{G}.\mathcal{R}$, on subevents of

the same location with matching values (formalised below); the ‘*modification-order*’ relation, $\text{mo} \subseteq \mathcal{G}.\mathcal{W} \times \mathcal{G}.\mathcal{W}$, describing a (total) order in which writes reach the memory; and the ‘*NIC flush order*’, nfo , capturing the PCIe guarantee that NIC reads flush previous NIC writes. For remote RMWs, we define the ‘*remote-atomic-order*’, rao , describing the (total) order in which remote read parts of remote RMWs towards each node is executed. A tuple $\langle v_R, v_W, \text{rf}, \text{mo}, \text{nfo}, \text{rao} \rangle$ is *well-formed* if the following hold for all $e, v, v', v_1, v_2, s_1, s_2, n, x, y$.

- If e is of the form $\langle \text{Read}, -, v \rangle$ or $\langle \text{CAS}, -, v \rangle$, then $v_R(e) = v$.
- If e is of the form $\langle \text{Write}, (-, v), - \rangle$ or $\langle \text{CAS}, (-, v'), v' \rangle$, then $v_W(e) = v$
- If $s_1 = \langle e, \text{aNLRR}_n \rangle \wedge s_2 = \langle e, \text{aNRW}_n \rangle$, then $v_R(s_1) = v_W(s_2)$; *mutatis mutandis* for $s_1 = \langle e, \text{aNLRR}_n \rangle, s_2 = \langle e, \text{aNLW}_n \rangle$ and $s_1 = \langle e, \text{aNAR}_n \rangle, s_2 = \langle e, \text{aNLW}_n \rangle$.
- $\langle s_1, s_2 \rangle \in \text{rf} \Rightarrow \text{loc}(s_1) = \text{loc}(s_2) \wedge v_W(s_1) = v_R(s_2)$.
- rf^{-1} is a function, i.e. every read is related to at most one write. If a read is not related to a write, it returns zero: $s_2 \notin \text{img}(\text{rf}) \Rightarrow v_R(s_2) = 0$.
- $\text{mo} \triangleq \bigcup_{x \in \text{Loc}} \text{mo}_x$, where each mo_x is a strict total order on $\mathcal{G}.\mathcal{W}_x$.
- if $\langle s_1, s_2 \rangle \in (\text{aNLRR}_n \times \text{aNLW}_n) \cup ((\text{aNLRR}_n \cup \text{aNAR}_n) \times \text{aNRW}_n)$ and $\text{t}(s_1) = \text{t}(s_2)$ then $\langle s_1, s_2 \rangle \in \text{nfo} \cup \text{nfo}^{-1}$.
- RCAS succeeds iff it reads the expected value, in which case it overwrites with the given value. That is, given $e = \langle -, -, \langle \text{RCAS}, (x, y, v_1, v_2, -), - \rangle \rangle$:
if $\text{stmp}(e) = \{ \text{aNAR}_{n(y)}, \text{aNLW}_{n(y)} \}$, then $v_R(\langle e, \text{aNAR}_{n(y)} \rangle) \neq v_1$; and
if $\text{stmp}(e) = \{ \text{aNAR}_{n(y)}, \text{aNRW}_{n(y)}, \text{aNLW}_{n(y)} \}$, then $v_R(\langle e, \text{aNAR}_{n(y)} \rangle) = v_1$ and $v_W(\langle e, \text{aNRW}_{n(y)} \rangle) = v_2$.
- If $e = \langle -, -, \langle \text{RFAA}, (x, y, v, -), - \rangle \rangle$, then $v_W(\langle e, \text{aNRW}_{n(y)} \rangle) = v_R(\langle e, \text{aNAR}_{n(y)} \rangle) + v$.
- $\text{rao} \triangleq \bigcup_{n \in \text{Node}} \text{rao}_n$, where rao_n is a strict total order on the set of subevents $\{ \langle e, \text{aNAR}_n \rangle \mid e = \langle -, -, \langle m, (x, y, \dots), - \rangle \wedge m \in \{ \text{RFAA}, \text{RCAS} \} \wedge n(y) = n \}$

We distinguish the point subevents *start* executing (point of ‘issue’) from when they *complete*. We define the *issued-before* relation, ib , to record dependencies between the starts of subevents, while so records dependencies between their ends. Note that ib and so are incomparable: $\langle s_1, s_2 \rangle \in \text{ib}$ does *not* imply $\langle s_1, s_2 \rangle \in \text{so}$ and vice versa. We define *instantaneous subevents*, $\mathcal{G}.\text{Inst} \triangleq \mathcal{G}.\text{SEvent} \setminus (\mathcal{G}.\text{aCW} \cup \mathcal{G}.\text{aNLW} \cup \mathcal{G}.\text{aNRW})$, as those that start and end at the same time.

Given an execution $\mathcal{G}$ and well-formed $\langle v_R, v_W, \text{rf}, \text{mo}, \text{nfo}, \text{rao} \rangle$, we further define the following relations that will help us define ib and so for $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$:

$$\begin{aligned} \text{rb} &\triangleq \left\{ \langle r, w \rangle \in \mathcal{G}.\mathcal{R} \times \mathcal{G}.\mathcal{W} \mid \left(\langle r, w \rangle \in (\text{rf}^{-1}; \text{mo}) \vee r \notin \text{img}(\text{rf}) \right) \wedge \text{loc}(r) = \text{loc}(w) \right\} \setminus [\mathcal{G}.\text{SEvent}] \\ \text{rb}_i &\triangleq [\text{aCR}]; ((\text{po} \cup \text{po}^{-1}) \cap \text{rb}); [\text{aCW}] \quad \text{pfg} \triangleq \{ \langle \langle e_1, \text{aNLW}_n \rangle, \langle e_2, \text{aWT} \rangle \rangle \mid \exists d. \langle e_1, e_2 \rangle \in \text{po}|_d \} \\ \text{rf}_i &\triangleq [\text{aCW}]; (\text{po} \cap \text{rf}); [\text{aCR}] \quad \text{rf}_e \triangleq \text{rf} \setminus \text{rf}_i \quad \text{pfp} \triangleq \{ \langle \langle e_1, \text{aNRW}_n \rangle, \langle e_2, \text{aWT} \rangle \rangle \mid \exists d. \langle e_1, e_2 \rangle \in \text{po}|_d \} \\ \text{iso} &\triangleq \{ \langle \langle e, \text{aMF} \rangle, \langle e, \text{aCR} \rangle \rangle \mid \text{m}(e) = \text{CAS} \} \\ &\quad \cup \{ \langle \langle e, \text{aNLRR}_n \rangle, \langle e, \text{aNLW}_n \rangle \rangle \mid \text{m}(e) = \text{Get} \} \cup \{ \langle \langle e, \text{aNLRR}_n \rangle, \langle e, \text{aNRW}_n \rangle \rangle \mid \text{m}(e) = \text{Put} \} \\ &\quad \cup \{ \langle \langle e, \text{aNAR}_n \rangle, \langle e, \text{aNLW}_n \rangle \rangle \mid \text{m}(e) \in \{ \text{RCAS}, \text{RFAA} \} \} \\ &\quad \cup \{ \langle \langle e, \text{aNAR}_n \rangle, \langle e, \text{aNRW}_n \rangle \rangle \mid \text{m}(e) \in \{ \text{RCAS}, \text{RFAA} \} \wedge \text{aNRW}_n \in \text{stmp}(e) \} \end{aligned}$$

The rb denotes the ‘*reads-before*’ relation: given a read r that reads from a write w_r , i.e. $\langle w_r, r \rangle \in \text{rf}$, then rb relates r to all writes w (on the same location) that are *mo-later* than w_r . The *internal* rb relation, rb_i , restricts rb to CPU reads

and writes on the same thread; similarly for rf_i (internal rf). The *external* rf , rf_e , is defined as rf edges that are not internal. The pfg (resp. pfp) relation captures the synchronisation between the local write subevent of a Get or remote RMW (resp. remote write subevent of a Put or remote RMW) and a later Wait with the same work identifier. As we describe shortly, while both are included in ib , only pfg is included in so as waiting for a Put (or remote RMW) does not guarantee that the NIC remote write has completed. The ‘*internal synchronisation order*’, iso , captures ordering between subevents of the same event and ensure that a failing CPU CAS performs a memory fence before reading; RDMA operations (Get , Put , and remote RMW) read before copying the value; and a successful remote RMW reads before updating the remote value.

Finally, we define ib as follows and it includes a superset ippo of ppo . Specifically, while a later CPU read might finish before an earlier CPU write or wait (cells B1 and B5, in Fig. 9), they start (are issued) in order; and while a remote fence does not guarantee previous NIC writes have completed (cells G11 and J11, in Fig. 9), it guarantees they have at least started.

$$\text{ib} \triangleq (\text{ippo} \cup \text{iso} \cup \text{rf} \cup \text{pfg} \cup \text{pfp} \cup \text{nfo} \cup \text{rb}_i)^+ \\ \text{with } \text{ippo} \triangleq \text{ppo} \cup ([\text{aCW}]; \text{po}; [\text{aCR} \cup \text{aWT}]) \cup \bigcup_{n \in \text{Node}} ([\text{aNRW}_n \cup \text{aNLW}_n]; \text{po}; [\text{aRF}_n])$$

We next define *consistency* for $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$. We require that ib and so be irreflexive (the latter is implied by irreflexivity of hb in Def. 2 as $\text{so} \subseteq \text{hb}$ (Def. 1)).

Definition 3 ($\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ -consistency). *An execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ is $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ -consistent iff it is well-addressed, well-stamped, and there exists a well-formed tuple $\langle \text{v}_R, \text{v}_W, \text{rf}, \text{mo}, \text{nfo}, \text{rao} \rangle$ such that:*

- 1) ib is irreflexive; and
- 2) $\text{so} = \text{iso} \cup \text{rf}_e \cup \text{pfg} \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup \text{rao} \cup ([\text{aNRW}]; \text{iso}^{-1}; \text{rao}) \cup ([\text{Inst}]; \text{ib})$.

As described above, rao captures the order in which remote read parts of remote RMWs towards a node is executed. The extension $([\text{aNRW}]; \text{iso}^{-1}; \text{rao})$ ensures that remote RMWs towards the same node do not overlap: if a remote RMW succeeds, then its remote write completes before the next RMW can read.

4 Specifying and Verifying RDMA Lock Libraries

We use the $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ library to *specify, implement, and verify* three RDMA lock libraries. As discussed in §2.4, designing an RDMA lock presents a trade-off between strong, intuitive behaviours and efficient implementations. As such, after introducing the required preliminaries (§4.1), we develop a weak (WLOCK), strong (SLOCK), and node (NLOCK) lock library.

4.1 Preliminaries

Well-formed Locks. A lock library typically provides two methods $\text{Acq}(x)$ and $\text{Rel}(x)$ for acquiring and releasing a (network-shared) lock x , ensuring mutual

exclusion; i.e. no two thread can hold the lock on x simultaneously. We assume the existence of a *location function* loc such that $\text{loc}(\text{Acq}(x)) = \text{loc}(\text{Rel}(x)) = \{x\}$. We further assume that locks are used in a *well-formed* fashion: a thread only acquires (resp. releases) lock x if it has not (resp. has) already acquired x . We formalise this in Def. 4 below, requiring that each $\text{Acq}(x)$ (resp. $\text{Rel}(x)$) is followed (resp. preceded) by $\text{Rel}(x)$ (resp. $\text{Acq}(x)$) in program order.

Definition 4. An execution $\langle E, \text{po}, \rightarrow, \rightarrow, \rightarrow \rangle$ is lock-well-formed iff for all x :

- 1) for all $e_a \in E_x$ there exists an $e_r \in E_x$ such that $\langle e_a, e_r \rangle \in \text{po}_x|_{\text{imm}}$; and
- 2) for all $e_r \in E_x$ there exists an $e_a \in E_x$ such that $\langle e_a, e_r \rangle \in \text{po}_x|_{\text{imm}}$

where e_a, e_r are acquire and release events: $\text{m}(e_a) = \text{Acq}$ and $\text{m}(e_r) = \text{Rel}$.

Library guarantees only hold for programs that adhere to this well-formedness requirement. For those that do not, *any* behaviour is allowed.

Background: sv Library. Ambal et al. [4] use $\text{RDMA}^{\text{wait}}$ to define higher-level libraries such as a *shared-variable* library (sv) where each node maintains its own *copy* for each location x . A thread then accesses (reads/writes) its own local copies, and can broadcast its local value to other nodes. The sv library comprises these methods: $M = \{\text{Write}_{\text{sv}}, \text{Read}_{\text{sv}}, \text{Bcast}_{\text{sv}}, \text{Wait}_{\text{sv}}, \text{GFence}\}$. The $\text{Write}_{\text{sv}}(x, v)$ (resp. $\text{Read}_{\text{sv}}(x)$) writes (resp. reads) value v to the local copy of x on the current node. The $\text{Bcast}_{\text{sv}}(x, d, \{n_1, \dots, n_k\})$ broadcasts the local value of x and overwrites x on nodes $n_1, \dots, n_k$, which may include the local node itself (where d is the work id). The $\text{Wait}_{\text{sv}}(d)$ waits for previous broadcasts of the thread associated with work id $d \in \text{Wid}$. Finally, the global fence $\text{GFence}(\{n_1, \dots, n_k\})$ ensures every previous operation of the thread towards nodes $n_1, \dots, n_k$ is fully completed. We repeat the formal semantics of sv in §A. In the remainder of this article we use sv to implement several libraries.

4.2 The Weak Lock Library

We present our WLOCK library, which only guarantees *mutual exclusion*, without any guarantees on the completion order of submitted RDMA operations.

The WLOCK Specification. The stamps for WLOCK are defined through the stmp_{WL} function as follows. That is, acquiring a weak lock behaves as a memory fence (stamp **aMF**) on TSO, while releasing it behaves merely as a write (**aCW**).

$$\text{stmp}_{\text{WL}}(\langle t, \rightarrow, \langle \text{Acq}_{\text{WL}}, (x), () \rangle \rangle) \triangleq \{\mathbf{aMF}\} \quad \text{stmp}_{\text{WL}}(\langle t, \rightarrow, \langle \text{Rel}_{\text{WL}}, (x), () \rangle \rangle) \triangleq \{\mathbf{aCW}\}$$

As we formulate in Def. 5 below (the second condition), WLOCK provides synchronisation between lock releases and acquisitions of each lock.

Definition 5 (WLOCK-consistency). A lock-well-formed execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ is WLOCK-consistent iff:

- 1) $\text{stmp} = \text{stmp}_{\text{WL}}$ (where stmp_{WL} is as defined above); and
- 2) $\text{so} = \bigcup_x \{ \langle \langle e_1, \mathbf{aCW} \rangle, \langle e_2, \mathbf{aMF} \rangle \rangle \mid \langle e_1, e_2 \rangle \in (\text{po}_x|_{\text{imm}})^{-1}; \text{lo}_x \}$, where lo_x is a total order on acquisition events on x , i.e. on $\{e \in E_x \mid \text{m}(e) = \text{Acq}_{\text{WL}}\}$.

$I_{\text{WL}}(t, \text{Acq}_{\text{WL}}, (x)) \triangleq$ <pre> RFAA($p_x^t, x_a, 1, d$); Wait(d); let $v = \text{Read}(p_x^t)$ in loop {if $\text{Read}_{\text{SV}}(x_1) = v$ then break else ... if $\text{Read}_{\text{SV}}(x_T) = v$ then break } </pre>	$I_{\text{WL}}(t, \text{Rel}_{\text{WL}}, (x)) \triangleq$ <pre> let $v = \text{Read}(p_x^t)$ in Write$_{\text{SV}}(x_t, v + 1)$; Bcast$_{\text{SV}}(x_t, -, \text{Node} \setminus \{n(t)\})$ </pre>
--	---

Fig. 10: The WLOCK implementation using $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ and SV libraries.

Given a release event e_1 on x (in a lock-well-formed execution), the $(\text{po}_x|_{\text{imm}})^{-1}$ component identifies an acquire event e_3 that is the latest corresponding acquire event on x preceding e_1 (in po). As such, **so** induces synchronisation between e_1 and all later (in lo_x) acquisition events e_2 . Note that lo_x is also indirectly included in **hb**, since the acquire and release operations stay in order.

The release stamp (**aCW**) does not synchronise with previous RDMA-specific stamps (bottom-left part of Fig. 9). As such, reacquiring a lock does not guarantee that previous RDMA operations submitted with the lock are completed.

The WLOCK (Distributed) Implementation. We present our WLOCK implementation in Fig. 10 (via the I_{WL} function), inspired by the well-known ticket lock implementation. For each lock location x , we create a ticket dispenser x_a (on some arbitrary node) that records the value of the next *available* ticket, thread-local locations (p_x^t for each $t \in \text{Tid} = \{1, \dots, T\}$) to track the ticket allocated to t (i.e. its turn), and shared variables x_t (for each $t \in \text{Tid}$) to signal releasing the lock.

To release the lock on x , thread t writes the *next* turn, i.e. $v+1$ when t holds ticket v (obtained by reading p_x^t), to its release location x_t and subsequently broadcasts it to all nodes other than itself ($\text{n}(t)$). To acquire the lock on x , thread t calls a fetch-and-add on x_a to fetch the next available ticket (i.e. its turn) in p_x^t and increments x_a . It then records its turn in v and repeatedly examines the release location $x_{t'}$ of each thread $t' \in \{1, \dots, T\}$ until one has value v , indicating that its turn has come and thus t holds the lock. Note that t' may be t itself, i.e. $t = t'$, if it was the last thread to release the lock.

At the cost of more network messages (through broadcasts), our implementation provides lower latency than centralised systems (e.g. in Fig. 13) as messages are transmitted directly from the thread releasing the lock to the next thread acquiring the lock. We next prove (Theorem 1) that our implementation is correct against the WLOCK specification with the full proof given in §B.2.

Theorem 1. *The implementation I_{WL} is sound.*

4.3 The Strong Lock Library

We present our strong lock library SLOCK that, as well as ensuring mutual exclusion of critical sections, additionally guarantees that *all* earlier operations have *fully* completed on releasing a strong lock. We present several examples of the

$x, y = 0, 0$		$x, y = 0, 0$		$x, y = 0, 0$	
$\text{Acq}_{\text{WL}}(l)$	$\text{Acq}_{\text{WL}}(l)$	$\text{Acq}_{\text{WL}}(l)$	$\text{Acq}_{\text{WL}}(l)$	$\text{Acq}_{\text{SL}}(l)$	$\text{Acq}_{\text{SL}}(l)$
$x := 1$	$a := x^1$	$x := 1$	$a :=^d x^1$	$x := 1$	$a := x^1$
$y := 1$	$b := y^1$	$y := 1$	$b :=^d y^1$	$y := 1$	$b := y^1$
$\text{Rel}_{\text{WL}}(l)$	$\text{Rel}_{\text{WL}}(l)$	$\text{Rel}_{\text{WL}}(l)$	$\text{Wait}(d)$ $\text{Rel}_{\text{WL}}(l)$	$\text{Rel}_{\text{SL}}(l)$	$\text{Rel}_{\text{SL}}(l)$
(a) $a \neq b$ ✓		(b) $a \neq b$ ✗		(c) $a \neq b$ ✗	

Fig. 11: Weak versus strong locks when interacting with **Get** instructions.

‘message-passing’ behaviour in Fig. 11 contrasting the behaviour of weak and strong locks when interacting with **Gets** and whether the weak outcome $a \neq b$ is allowed. In particular, we may observe $a \neq b$ when using a weak lock (Fig. 11a) and this can be prohibited by explicitly waiting (using $\text{Wait}(d)$) on the completion of the **Gets** before releasing the weak lock (Fig. 11b). By contrast, when using a strong lock we no longer need to wait for their completion as this is guaranteed by the strong lock release (Fig. 11c).

The SLOCK Specification. The SLOCK stamps are defined (via stmp_{SL}) as:

$$\text{stmp}_{\text{SL}}(\langle t, -, \langle \text{Acq}_{\text{SL}}, (x), () \rangle \rangle) \triangleq \{\mathbf{aMF}\} \quad \text{stmp}_{\text{SL}}(\langle t, -, \langle \text{Rel}_{\text{SL}}, (x), () \rangle \rangle) \triangleq \bigcup_{n \in \text{Node}} \{\mathbf{aGF}_n\}$$

As with WLOCK, acquiring a strong lock behaves as a memory fence (**aMF**), while releasing it behaves as a global fence (**aGF**), ensuring that all previous remote operations are completed.

Definition 6 (SLOCK-consistency). A lock-well-formed execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ is SLOCK-consistent iff:

- 1) $\text{stmp} = \text{stmp}_{\text{SL}}$ (where stmp_{SL} is defined above); and
- 2) $\text{so} = \bigcup_{x \in \text{Loc}, n \in \text{Node}} \{ \langle \langle e_1, \mathbf{aGF}_n \rangle, \langle e_2, \mathbf{aMF} \rangle \rangle \mid \langle e_1, e_2 \rangle \in (\text{po}_x|_{\text{imm}})^{-1}; \text{lo}_x \}$, where lo_x is a total order on $\{e \in E_x \mid \mathbf{m}(e) = \text{Acq}_{\text{SL}}\}$.

Strong Lock Implementation. We implement SLOCK (via I_{SL}) simply by combining the weak locks and global fences (from the SV library) as follows:

$$I_{\text{SL}}(t, \text{Acq}_{\text{SL}}, (x)) \triangleq \text{Acq}_{\text{WL}}(x) \quad I_{\text{SL}}(t, \text{Rel}_{\text{SL}}, (x)) \triangleq \text{GFence}(\text{Node}); \text{Rel}_{\text{WL}}(x)$$

Finally, we prove (Theorem 2) that our implementation is sound against the SLOCK specification with the full proof given in §B.3.

Theorem 2. The implementation I_{SL} is sound.

4.4 The Node Lock Library

A common use case of locks is to protect an object (set of locations) on a specific node. In such cases, neither weak nor strong locks are suitable as they either incur a high programmer burden (weak locks) or a high performance overhead (strong

	$x = 0$	$y = 0$		$x = 0$	$y = 0$		$x = 0$	$y = 0$	$z = 0$
				NLOCK l			NLOCK l		
$\text{Acq}_{\text{SL}}(l)$ $x^2 := 1$ $\text{Rel}_{\text{SL}}(l)$ $y^3 := 1$		$a := y$ $b := x^2$	$\text{Acq}_{\text{NL}}(l^2)$ $x^2 := 1$ $\text{Rel}_{\text{NL}}(l^2)$ $y^3 := 1$		$a := y$ $b := x^2$	$\text{Acq}_{\text{NL}}(l^2)$ $x^2 := 1$ $z^4 := 1$ $\text{Rel}_{\text{NL}}(l^2)$ $y^3 := 1$		$a := y$ $\text{Acq}_{\text{NL}}(l^2)$ $b := x^2$ $c := z^4$ $\text{Rel}_{\text{NL}}(l^2)$	
(a) $(a, b) = (1, 0)$ ✗			(b) $(a, b) = (1, 0)$ ✓			(c) $(a, b, c) = (1, 0, -)$ ✗ $(a, b, c) = (1, -, 0)$ ✓			

Fig. 12: Strong (left) versus node (middle and right) locks examples.

locks). To address this, we develop *node locks*, NLOCK, a novel lock library that provides synchronisation on a specific node. Given a node lock x on node n , we write $\mathbf{n}(x)$ for n . A node lock x ensures that on re-acquiring it all previous remote operations (within a critical section of x) towards n are observable.

The NLOCK Specification. The NLOCK stamps are defined (via stamp_{NL}) as:

$$\text{stamp}_{\text{NL}}(\langle t, -, \langle \text{Acq}_{\text{NL}}(x), () \rangle \rangle) \triangleq \{\mathbf{aMF}\} \quad \text{stamp}_{\text{NL}}(\langle t, -, \langle \text{Rel}_{\text{NL}}(x), () \rangle \rangle) \triangleq \{\mathbf{aRF}_{\mathbf{n}(x)}, \mathbf{aNRW}_{\mathbf{n}(x)}\}$$

Note that unlike WLOCK, the NLOCK releases use $\mathbf{aRF}_n$ and $\mathbf{aNRW}_n$ stamps to synchronise with previous remote operations towards n (i.e. those with stamps $\mathbf{aNR}_n$, $\mathbf{aRRR}_n$, and $\mathbf{aNRW}_n$). Importantly, note that unlike in SLOCK, the release *should not* include a global fence stamp ($\mathbf{aGF}_n$) as that would be too strong. By using $\mathbf{aRF}_n$ and $\mathbf{aNRW}_n$, we ensure that previous operations towards n are completed only when the lock is *later re-acquired*, and they may not have yet completed on release. This means that, when appropriate, using a node lock is more efficient than combining a weak lock with a global fence.

To understand the difference between strong and node locks, consider the examples in Figs. 12a and 12b, where the $x^2 := 1$ Put by node 1 is enclosed *within* a lock, while the $b := x^2$ Get by node 3 is *without* a lock. In Fig. 12a, $\text{Rel}_{\text{SL}}(l)$ ensures that the earlier $x^2 := 1$ has completed. As such, $a = 1$ implies that $y^3 := 1$ has been executed and that x (in node 2) has been modified, ensuring $b = 1$. By contrast, the $\text{Rel}_{\text{NL}}(l^2)$ in Fig. 12b does not wait for $x^2 := 1$ to complete, i.e. $x^2 := 1$ may complete after $y^3 := 1$. We can prevent this by enclosing $b := x^2$ within the node lock, as shown in Fig. 12c. Specifically, $y^3 := 1$ in Fig. 12c may still complete before earlier remote operations. However, $a = 1$ implies that $y^3 := 1$ is executed, and that thread 1 has at least acquired the lock. As such, when thread 3 acquires the lock via $\text{Acq}_{\text{NL}}(l)$, it synchronises with $\text{Rel}_{\text{NL}}(l)$ in thread 1 and ensures that $x^2 := 1$ is completed on lock acquisition.

Note that the node lock l protects the accesses towards locations on *node 2 only*. Thus, in Fig. 12c, it only guarantees that $x^2 := 1$ is completed but not necessarily $z^4 := 1$ (towards node 4), and thus $(a, c) = (1, 0)$ is an allowed outcome. By contrast, Fig. 8f in the overview showcases the lock guarantees: as x and y both reside on node 2, the lock ensures that their accesses by threads 1 and 3 are mutually exclusive, i.e. $a \neq b$ is disallowed. Specifically, if thread 1 acquires l first, x and y are modified before being read by thread 3, i.e. $a = b = 1$.

Conversely, if thread 3 acquires l first, x and y are read before being modified by thread 1, i.e. $a=b=0$.

Definition 7 (NLOCK-consistency). A lock-well-formed execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ is NLOCK-consistent iff:

- 1) $\text{stmp} = \text{stmp}_{\text{NL}}$ (where stmp_{NL} is as defined above); and
- 2) $\text{so} = \{ \langle \langle e, \text{aRF}_{\text{n}(\text{loc}(e))} \rangle, \langle e, \text{aNRW}_{\text{n}(\text{loc}(e))} \rangle \rangle \mid \text{m}(e) = \text{Rel}_{\text{NL}} \} \cup_{x \in \text{Loc}} \{ \langle \langle e_1, \text{aNRW}_{\text{n}(\text{loc}(e_1))} \rangle, \langle e_2, \text{aMF} \rangle \rangle \mid \langle e_1, e_2 \rangle \in (\text{po}_x|_{\text{imm}})^{-1}; \text{lo}_x \}$
where lo_x is a total order on $\{e \in E_x \mid \text{m}(e) = \text{Acq}_{\text{NL}}\}$.

The NLOCK Implementation. We implement NLOCK as a centralised ticket lock using remote RMWs. For each (node) lock x associated with node $\text{n}(x)$, we create two remote locations x_a and x_r on $\text{n}(x)$. As before, x_a is the ticket dispenser and records the next available ticket. The x_r tracks the release counter and indicates which ticket currently holds the lock. Each thread also uses a local location p_x^t to hold the result of remote operations.

Acquiring the lock on x calls a fetch-and-add on x_a to fetch the next available ticket in p_x^t and increments x_a . It then records the ticket value in v and repeatedly examines x_r until it has value v , indicating that its turn has come and thus t holds the lock. Finally, it increments its ticket value in p_x^t in preparation for later releasing the lock; i.e. p_x^t now records the ticket whose turn is next. As such, releasing the lock simply updates x_r to p_x^t using a Put rather than an RMW; this is because only the lock holder can write to x_r . Note that the preceding Rfence ensures that earlier Get operations towards $\text{n}(x)$ have completed before the lock is release. We prove (Theorem 3) that our implementation is correct against the NLOCK specification with the full proof given in §B.4.

Theorem 3. The implementation I_{NL} is sound.

5 The RDMA^{SC}_{RMW} Library

We specify (§5.1), implement, and verify (§5.2) the RDMA^{SC}_{RMW} library that provides *intuitive* read, write, and RMW operations with the strong semantics of *sequential consistency* (SC) [23]. That is, as with SC, the instructions in each thread under RDMA^{SC}_{RMW} are always observed in (program) order. Moreover, unlike in RDMA^{WAIT}_{RMW} or the lock libraries in §4, the users do not need to specify whether a location is local or remote and which node it resides on. For instance, a user can simply call Write_{SC}($\mathbf{x}, v$) to write (with SC semantics) to location $\mathbf{x}$,

```

 $I_{\text{NL}}(t, \text{Acq}_{\text{NL}}, (x)) \triangleq$ 
  RFAA( $p_x^t, x_a, 1, d$ ); Wait( $d$ );
  let  $v = \text{Read}(p_x^t)$  in
  loop {
    Get( $p_x^t, x_r, d$ ); Wait( $d$ );
    if  $\text{Read}(p_x^t) = v$  then break };
  Write( $p_x^t, v + 1$ )

 $I_{\text{NL}}(t, \text{Rel}_{\text{NL}}, (x)) \triangleq$ 
  Rfence( $\text{n}(x)$ );
  Put( $x_r, p_x^t, -$ )

```

Fig. 13: Node lock implementation (I_{NL}) using RDMA^{WAIT}_{RMW}

regardless of whether $\mathbf{x}$ is local (on the current node) or remote. As such, we use the `typewriter` font and write $\mathbf{x}$ to denote an abstract $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ location whose underlying memory address may be local (i.e. $\mathbf{x}=x$) or on a remote node n (i.e. $\mathbf{x}=x^n$).

5.1 The $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ Specification

The $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ Methods. The $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ library has four methods: $\text{Read}_{\text{SC}}(\mathbf{x})$, to read from $\mathbf{x}$; $\text{Write}_{\text{SC}}(\mathbf{x}, v)$ to write v to $\mathbf{x}$; $\text{CAS}_{\text{SC}}(\mathbf{x}, v_1, v_2)$, a compare-and-swap on $\mathbf{x}$; and $\text{FAA}_{\text{SC}}(\mathbf{x}, v)$, a fetch-and-add on $\mathbf{x}$. We define loc as expected, i.e. $\text{loc}(\text{Write}_{\text{SC}}(\mathbf{x}, v)) = \text{loc}(\text{Read}_{\text{SC}}(\mathbf{x})) = \text{loc}(\text{CAS}_{\text{SC}}(\mathbf{x}, v_1, v_2)) = \text{loc}(\text{FAA}_{\text{SC}}(\mathbf{x}, v)) = \{\mathbf{x}\}$. We extend po and loc to subevents as expected.

Well-formedness. Given an $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ execution $\mathcal{G}$, we define the sets of read subevents ($\mathcal{R}$) to comprise all subevents except writes and the set of write subevents ($\mathcal{W}$) to include all subevents except reads and failed RMWs.

$$\begin{aligned}\mathcal{R} &\triangleq \{ \langle e, \mathbf{aMF} \rangle \mid e \in \mathcal{G}.E \setminus \{ \langle -, -, \langle \text{Write}_{\text{SC}}, -, - \rangle \} \} \\ \mathcal{W} &\triangleq \{ \langle e, \mathbf{aMF} \rangle \mid e \in \mathcal{G}.E \setminus \{ \langle -, -, \langle \text{Read}_{\text{SC}}, -, - \rangle \} \setminus \{ \langle -, -, \langle \text{CAS}_{\text{SC}}, (-, v, -), v' \rangle \mid v \neq v' \} \} \end{aligned}$$

As before, a tuple $\langle \mathbf{v}_R, \mathbf{v}_W, \mathbf{rf}, \mathbf{mo} \rangle$ is *well-formed* if the following holds:

- $\mathbf{v}_R/\mathbf{v}_W$ map each read/write subevent to the value read/written:

$$\begin{aligned}\mathbf{v}_R(\langle \langle -, -, \langle \text{Read}_{\text{SC}}, -, - \rangle, - \rangle) &\triangleq v & \mathbf{v}_W(\langle \langle -, -, \langle \text{CAS}_{\text{SC}}, (-, v_1, v_2), v_1 \rangle, - \rangle) &\triangleq v_2 \\ \mathbf{v}_W(\langle \langle -, -, \langle \text{Write}_{\text{SC}}, (-, v), - \rangle, - \rangle) &\triangleq v & \mathbf{v}_W(\langle \langle -, -, \langle \text{FAA}_{\text{SC}}, (-, v), v' \rangle, - \rangle) &\triangleq v + v'\end{aligned}$$

- $\mathbf{rf}$ and $\mathbf{mo}$ satisfy the same constraints as well-formedness of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ (§3.2).

We next define $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ -consistency, which requires that 1) each event be associated with (single) stamp $\mathbf{aMF}$; and 2) $\mathbf{so} = \text{po} \cup \mathbf{rf} \cup \mathbf{mo} \cup \mathbf{rb}$. The former ensures that $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ calls remain ordered with respect to other non-RDMA operations. The latter captures the standard notion of happens-before in SC [27].

Definition 8 ($\text{RDMA}_{\text{RMW}}^{\text{SC}}$ -consistency). *Execution $\mathcal{G}$ is $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ -consistent if:*

- 1) $\forall e \in E. \text{stamp}(e) = \{\mathbf{aMF}\}$, and
- 2) *there exists a well-formed $\langle \mathbf{v}_R, \mathbf{v}_W, \mathbf{rf}, \mathbf{mo} \rangle$ such that $\mathcal{G}.\mathbf{so} = \mathcal{G}.\text{po} \cup \mathbf{rf} \cup \mathbf{mo} \cup \mathbf{rb}$, where $\mathbf{rb}$ is defined as in §3.2.*

5.2 The $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ Implementation

We implement $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ using node locks and $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ operations, as shown in Fig. 14. For each $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ location $\mathbf{x}$, we create an $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ location x on some arbitrary node. We assume each thread t has access to a private location r_t for recording the remote data it reads, and a private location p_x^t for recording

$I_{SC}(t, \text{Write}_{SC}, (x, v)) \triangleq$ $\text{Acq}_{NL}(l_x);$ $\text{Write}(p_x^t, v);$ $\text{Put}(x, p_x^t, -);$ $\text{Rel}_{NL}(l_x)$	$I_{SC}(t, \text{Read}_{SC}, (x)) \triangleq$ $\text{Acq}_{NL}(l_x);$ $\text{Get}(r_t, x, d);$ $\text{Rel}_{NL}(l_x);$ $\text{Wait}(d);$ $\text{Read}(r_t)$	$I_{SC}(t, \text{CAS}_{SC}, (x, v_1, v_2)) \triangleq$ $\text{Acq}_{NL}(l_x);$ $\text{RCAS}(r_t, x, v_1, v_2, d);$ $\text{Rel}_{NL}(l_x);$ $\text{Wait}(d);$ $\text{Read}(r_t)$	$I_{SC}(t, \text{FAA}_{SC}, (x, v)) \triangleq$ $\text{Acq}_{NL}(l_x);$ $\text{RFAA}(r_t, x, v, d);$ $\text{Rel}_{NL}(l_x);$ $\text{Wait}(d);$ $\text{Read}(r_t)$
---	--	--	--

Fig. 14: The implementation of RDMA_{RMW}^{SC} (through the I_{SC} function)

$x, y = 0, 0$	
$\text{Write}_{sc}(x, 1)$	$a := \text{Read}_{sc}(y)$
$\text{Write}_{sc}(y, 1)$	$b := \text{Read}_{sc}(x)$

$x, y = 0, 0$	
$\text{Write}_{sc}(x, 1)$	$\text{Write}_{sc}(y, 1)$
$a := \text{Read}_{sc}(y)$	$b := \text{Read}_{sc}(x)$

$x = 0$	
$\text{CAS}_{sc}(x, 0, 2)$	$\text{Write}_{sc}(x, 1)$

(a) $(a, b) = (1, 0)$ ✗

(b) $(a, b) = (0, 0)$ ✗

(c) $x = 2$ ✗

$x = 0$	
	$z = 0$
$z^2 := 1$	$a := \text{Read}_{sc}(x)$
$\text{Write}_{sc}(x, 1)$	$b := z$

$x = 0$	
$z = 0$	
$\text{Write}_{sc}(x, 1)$	$a := z^1$
$z := 1$	$b := \text{Read}_{sc}(x)$

(d) $(a, b) = (1, 0)$ ✓

(e) $(a, b) = (1, 0)$ ✓

Fig. 15: RDMA_{RMW}^{SC} examples

the value to be put to a remote location (i.e. the second argument of a Put)³. Moreover, each location x is associated with a node lock l_x hosted on the same node as x . We implement RDMA_{RMW}^{SC} writes, reads, and RMWs respectively using Put , Get , and remote RMWs of $\text{RDMA}_{RMW}^{\text{WAIT}}$ while holding the l_x lock.

Note that the $\text{Write}_{SC}(x, v)$ implementation does not wait for $\text{Put}(x, p_x^t, -)$ to complete. As such, when running $\text{Write}_{SC}(x, 1); \text{Write}_{SC}(y, 1)$ in Fig. 15a with $n(x) \neq n(y)$, location y may be modified before x . However, this out-of-order completion is *not observable*, i.e. the (non-SC) outcome $(a, b) = (1, 0)$ is disallowed, because re-acquiring a node lock makes all previous operations towards its node visible (see §4.4). Specifically, $a=1$ implies that $\text{Put}(x, p_x^t, -)$ has been issued. As the implementation of $\text{Read}_{SC}(x)$ acquires l_x , this enforces $\text{Put}(x, p_x^t, -)$ to become visible; i.e. $\text{Read}_{SC}(x)$ reads 1 and $(a, b) = (1, 0)$ is disallowed.

In contrast to $\text{Write}_{SC}(x, v)$, the implementations of the other three operations must wait (via $\text{Wait}(d)$) for their remote operations to complete prior to reading the result via $\text{Read}(r_t)$ to ensure they observe the correct value. For instance, were we to remove $\text{Wait}(d)$ in the implementation of $\text{Read}_{SC}(x)$, the $\text{Read}(r_t)$ could read a stale value from r_t before $\text{Get}(r_t, x, d)$ completes and updates r_t . Nevertheless, it is sufficient to wait for the remote operation to complete *after* releasing the lock. That is, it is possible for another thread to acquire l_x (and modify x) before $\text{Get}(r_t, x, d)$ completes; however, the semantics of NLOCK ensures that $\text{Get}(r_t, x, d)$ reads the old value into r_t .

The RDMA_{RMW}^{SC} library, when used in isolation (without calls to e.g. $\text{RDMA}_{RMW}^{\text{WAIT}}$), ensures SC behaviour. As such, the weak behaviours of ‘message-passing’ in

³ In practice, we can use a Put with ‘inlined data’ and forgo temporary location p_x^t .

Fig. 15a and ‘store-buffering’ in Fig. 15b are disallowed. Moreover, $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ RMW operations are strongly isolated with $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ reads and writes; e.g. outcome $x=2$ is disallowed in Fig. 15c. This is in contrast to remote RMWs of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$, where outcome $x=2$ is allowed in Fig. 6b. However, $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ operations does not ensure that earlier remote operations by *other libraries* are completed, and thus outcome $(a,b)=(1,0)$ is allowed in both Figs. 15d and 15e.

More generally, we can use this strategy to *linearise* [19] accesses to any sequential data structure D by wrapping each call to D inside a node lock. This allows us to port existing sequential data structures to RDMA settings with minimal effort. Finally, we prove (Theorem 4) that our implementation is correct against the $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ specification with the full proof given in §B.5.

Theorem 4. *The implementation I_{SC} is sound.*

6 Related Work

RDMA Semantics. The coreRMA model [13] is an early attempt at formalising remote memory accesses, but this semantics does not match the RDMA technical specification. This gap is addressed by RDMA^{TSO} [3], which formalises the actual RDMA semantics over TSO, but the formalisation did not cover remote RMWs. A later model, RDMA^{SC} [5], explored the semantics from RDMA^{TSO} [3] but over an SC CPU alongside programming strategies to efficiently prevent weak behaviours. RDMA^{SC} is unrelated to our work, including $\text{RDMA}_{\text{RMW}}^{\text{SC}}$.

RDMA-Based Distributed Systems. Besides LOCO [4, 20], prior work has covered a range of distributed systems, e.g. consensus protocols [1], databases [2, 24], stand-alone data structures [9, 14]. However, unlike LOCO (and our work), these are bespoke systems rather than a programming methodology or library.

Verification. Our proofs for the soundness of library implementations have followed the declarative style [4, 27, 31]. For $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ (like RDMA^{TSO}), we also provide an operational model (§D) which could ultimately form a basis for a program logic (e.g., [7, 22]), ultimately enabling operational abstractions and proofs of refinement [12, 30]. We consider such extensions to be future work.

RDMA Locks. There are several implementations of network locks using RDMA operations, including centralised lock managers [11], decentralised algorithms [33], asymmetric implementations to favour local accesses [6], and technology-agnostic designs that are more general than RDMA [15]. Other stated objectives of these implementations can include fairness, starvation freedom, low latency, load balancing, scalability, contention mitigation, fault tolerance [18], etc.

However, none of these existing implementations have been formally verified (since $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ is the first formal semantics of remote RMWs). These works, at most, have offered intuitive explanations to support the correctness of their approach. Moreover, these implementations lack an explicit description of the interaction guarantees between locks and other RDMA operations, which as we have seen can be subtle. In most cases, programmers are made responsible to ensure relevant operations are completed before releasing the lock, thus aligning with the weak lock semantics that we have presented.

References

1. Aguilera, M.K., Ben-David, N., Guerraoui, R., Marathe, V.J., Xydkis, A., Zablotchi, I.: Microsecond consensus for microsecond applications. In: 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). pp. 599–616. USENIX Association (Nov 2020), <https://www.usenix.org/conference/osdi20/presentation/aguilera>
2. Alquraan, A., Udayashankar, S., Marathe, V., Wong, B., Al-Kiswany, S.: Lolkv: the logless, line the logless, linearizable, rdma-based key-value storage system arizable, rdma-based key-value storage system. In: Proceedings of the 21st USENIX Symposium on Networked Systems Design and Implementation. NSDI’24, USENIX Association, USA (2024)
3. Ambal, G., Dongol, B., Eran, H., Klimis, V., Lahav, O., Raad, A.: Semantics of remote direct memory access: Operational and declarative models of RDMA on TSO architectures. *Proc. ACM Program. Lang.* **8**(OOPSLA2), 1982–2009 (2024). <https://doi.org/10.1145/3689781>, <https://doi.org/10.1145/3689781>
4. Ambal, G., Hodgkins, G., Madler, M., Chockler, G., Dongol, B., Izraelevitz, J., Raad, A., Vafeiadis, V.: A verified high-performance composable object library for remote direct memory access (extended version) (2025), <https://arxiv.org/abs/2510.10531>
5. Ambal, G., Lahav, O., Raad, A.: Sufficient conditions for robustness of RDMA programs. In: Vafeiadis, V. (ed.) *Programming Languages and Systems - 34th European Symposium on Programming, ESOP 2025, Held as Part of the International Joint Conferences on Theory and Practice of Software, ETAPS 2025, Hamilton, ON, Canada, May 3–8, 2025, Proceedings, Part I. Lecture Notes in Computer Science*, vol. 15694, pp. 56–87. Springer (2025). https://doi.org/10.1007/978-3-031-91118-7_3, https://doi.org/10.1007/978-3-031-91118-7_3
6. Baran, A., Nelson-Slivon, J., Tseng, L., Palmieri, R.: Alock: Asymmetric lock primitive for rdma systems. In: Proceedings of the 36th ACM Symposium on Parallelism in Algorithms and Architectures. p. 15–26. SPAA ’24, Association for Computing Machinery, New York, NY, USA (2024). <https://doi.org/10.1145/3626183.3659977>, <https://doi.org/10.1145/3626183.3659977>
7. Bila, E.V., Dongol, B., Lahav, O., Raad, A., Wickerson, J.: View-based owicki-gries reasoning for persistent x86-tso. In: Sergey, I. (ed.) *Programming Languages and Systems*. pp. 234–261. Springer International Publishing, Cham (2022)
8. Blundell, C., Lewis, E.C., Martin, M.M.: Subtleties of transactional memory atomicity semantics. *IEEE Computer Architecture Letters* **5**(2), 17–17 (2006). <https://doi.org/10.1109/L-CA.2006.18>
9. Brock, B., Buluç, A., Yelick, K.: Bcl: A cross-platform distributed data structures library. In: Proceedings of the 48th International Conference on Parallel Processing. ICPP ’19, Association for Computing Machinery, New York, NY, USA (2019). <https://doi.org/10.1145/3337821.3337912>, <https://doi.org/10.1145/3337821.3337912>
10. Chong, N., Sorensen, T., Wickerson, J.: The semantics of transactions and weak memory in x86, power, arm, and C++. In: Foster, J.S., Grossman, D. (eds.) *Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2018, Philadelphia, PA, USA, June 18–22, 2018*. pp. 211–225. ACM (2018). <https://doi.org/10.1145/3192366.3192373>, <https://doi.org/10.1145/3192366.3192373>

11. Chung, Y., Zamanian, E.: Using RDMA for lock management. CoRR **abs/1507.03274** (2015), <http://arxiv.org/abs/1507.03274>
12. Dalvandi, S., Dongol, B.: Implementing and verifying release-acquire transactional memory in C11. *Proc. ACM Program. Lang.* **6**(OOPSLA2), 1817–1844 (2022). <https://doi.org/10.1145/3563352>, <https://doi.org/10.1145/3563352>
13. Dan, A.M., Lam, P., Hoefer, T., Vechev, M.: Modeling and analysis of remote memory access programming. *SIGPLAN Not.* **51**(10), 129–144 (oct 2016). <https://doi.org/10.1145/3022671.2984033>, <https://doi.org/10.1145/3022671.2984033>
14. Devarajan, H., Kougkas, A., Bateman, K., Sun, X.H.: Hcl: Distributing parallel data structures in extreme scales. In: 2020 IEEE International Conference on Cluster Computing (CLUSTER). pp. 248–258 (2020). <https://doi.org/10.1109/CLUSTER49012.2020.00035>
15. Devulapalli, A., Wyckoff, P.: Distributed queue-based locking using advanced network features. In: 34th International Conference on Parallel Processing (ICPP 2005), 14-17 June 2005, Oslo, Norway. pp. 408–415. IEEE Computer Society (2005). <https://doi.org/10.1109/ICPP.2005.34>, <https://doi.org/10.1109/ICPP.2005.34>
16. Dongol, B., Jagadeesan, R., Riely, J.: Transactions in relaxed memory architectures. *Proc. ACM Program. Lang.* **2**(POPL), 18:1–18:29 (2018). <https://doi.org/10.1145/3158106>, <https://doi.org/10.1145/3158106>
17. Gangidi, A., Miao, R., Zheng, S., Bondu, S.J., Goes, G., Morsy, H., Puri, R., Rif-tadi, M., Shetty, A.J., Yang, J., et al.: Rdma over ethernet for distributed training at meta scale. In: Proceedings of the ACM SIGCOMM 2024 Conference. pp. 57–70 (2024)
18. Gao, J., Wang, Q., Shu, J.: Shiftlock: Mitigate one-sided RDMA lock contention via handover. In: Gunawi, H.S., Tarasov, V. (eds.) 23rd USENIX Conference on File and Storage Technologies, FAST 2025, Santa Clara, CA, February 25-27, 2025. pp. 355–372. USENIX Association (2025), <https://www.usenix.org/conference/fast25/presentation/gao>
19. Herlihy, M., Wing, J.M.: Linearizability: A correctness condition for concurrent objects. *ACM Trans. Program. Lang. Syst.* **12**(3), 463–492 (1990). <https://doi.org/10.1145/78969.78972>, <https://doi.org/10.1145/78969.78972>
20. Hodgkins, G., Madler, M., Izraelevitz, J.: Loco: Rethinking objects for network memory (2025), <https://arxiv.org/abs/2503.19270>
21. IBTA: Infiniband architecture specification volume 1 release 1.6. <https://www.infinibandta.org/ibta-specification/> (2022)
22. Lahav, O., Dongol, B., Wehrheim, H.: Rely-guarantee reasoning for causally consistent shared memory. In: Enea, C., Lal, A. (eds.) Computer Aided Verification - 35th International Conference, CAV 2023, Paris, France, July 17-22, 2023, Proceedings, Part I. Lecture Notes in Computer Science, vol. 13964, pp. 206–229. Springer (2023). https://doi.org/10.1007/978-3-031-37706-8_11, https://doi.org/10.1007/978-3-031-37706-8_11
23. Lamport, L.: How to make a multiprocessor computer that correctly executes multiprocess programs. *IEEE Trans. Computers* **28**(9), 690–691 (Sep 1979). <https://doi.org/10.1109/TC.1979.1675439>, <http://dx.doi.org/10.1109/TC.1979.1675439>
24. Li, P., Hua, Y., Zuo, P., Chen, Z., Sheng, J.: ROLEX: A scalable RDMA-oriented learned Key-Value store for disaggregated memory systems. In: 21st USENIX Conference on File and Storage Technologies (FAST 23). pp. 99–114. USENIX Associa-

- tion, Santa Clara, CA (Feb 2023), <https://www.usenix.org/conference/fast23/presentation/li-pengfei>
25. Lu, Y., Chen, G., Li, B., Tan, K., Xiong, Y., Cheng, P., Zhang, J., Chen, E., Moscibroda, T.: {Multi-Path} transport for {RDMA} in datacenters. In: 15th USENIX symposium on networked systems design and implementation (NSDI 18). pp. 357–371 (2018)
 26. Owens, S., Sarkar, S., Sewell, P.: A better x86 memory model: x86-tso. In: Berghofer, S., Nipkow, T., Urban, C., Wenzel, M. (eds.) Theorem Proving in Higher Order Logics, 22nd International Conference, TPHOLs 2009, Munich, Germany, August 17–20, 2009. Proceedings. Lecture Notes in Computer Science, vol. 5674, pp. 391–407. Springer (2009). https://doi.org/10.1007/978-3-642-03359-9_27, https://doi.org/10.1007/978-3-642-03359-9_27
 27. Raad, A., Doko, M., Rozic, L., Lahav, O., Vafeiadis, V.: On library correctness under weak memory consistency: specifying and verifying concurrent libraries under declarative consistency models. *Proc. ACM Program. Lang.* **3**(POPL), 68:1–68:31 (2019). <https://doi.org/10.1145/3290381>, <https://doi.org/10.1145/3290381>
 28. Raad, A., Lahav, O., Vafeiadis, V.: On parallel snapshot isolation and release/acquire consistency. In: Ahmed, A. (ed.) *Programming Languages and Systems*. pp. 940–967. Springer International Publishing, Cham (2018)
 29. Raad, A., Lahav, O., Vafeiadis, V.: On the semantics of snapshot isolation. In: Enea, C., Piskac, R. (eds.) *Verification, Model Checking, and Abstract Interpretation*. pp. 1–23. Springer International Publishing, Cham (2019)
 30. Singh, A.K., Lahav, O.: An operational approach to library abstraction under relaxed memory concurrency. *Proc. ACM Program. Lang.* **7**(POPL), 1542–1572 (2023). <https://doi.org/10.1145/3571246>, <https://doi.org/10.1145/3571246>
 31. Stefanescu, L., Raad, A., Vafeiadis, V.: Specifying and verifying persistent libraries. In: Weirich, S. (ed.) *Programming Languages and Systems - 33rd European Symposium on Programming, ESOP 2024, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2024, Luxembourg City, Luxembourg, April 6–11, 2024, Proceedings, Part II*. Lecture Notes in Computer Science, vol. 14577, pp. 185–211. Springer (2024). https://doi.org/10.1007/978-3-031-57267-8_8, https://doi.org/10.1007/978-3-031-57267-8_8
 32. Wang, Z., Luo, L., Ning, Q., Zeng, C., Li, W., Wan, X., Xie, P., Feng, T., Cheng, K., Geng, X., et al.: {SRNIC}: A scalable architecture for {RDMA}{NICs}. In: 20th USENIX Symposium on Networked Systems Design and Implementation (NSDI 23). pp. 1–14 (2023)
 33. Yoon, D.Y., Chowdhury, M., Mozafari, B.: Distributed lock management with RDMA: decentralization without starvation. In: Das, G., Jermaine, C.M., Bernstein, P.A. (eds.) *Proceedings of the 2018 International Conference on Management of Data, SIGMOD Conference 2018, Houston, TX, USA, June 10–15, 2018*. pp. 1571–1586. ACM (2018). <https://doi.org/10.1145/3183713.3196890>, <https://doi.org/10.1145/3183713.3196890>
 34. Zhu, Y., Eran, H., Firestone, D., Guo, C., Lipshteyn, M., Liron, Y., Padhye, J., Raindel, S., Yahia, M.H., Zhang, M.: Congestion control for large-scale rdma deployments. *ACM SIGCOMM Computer Communication Review* **45**(4), 523–536 (2015)

A sv Library Semantics

As per other RDMA libraries, we assume a set of nodes, **Node**, of fixed size. Each thread t is associated to a node $\mathbf{n}(t)$. The sv library uses the following 5 methods:

$$m(\tilde{v}) ::= \text{Write}_{\text{sv}}(x, v) \mid \text{Read}_{\text{sv}}(x) \mid \text{Bcast}_{\text{sv}}(x, d, \{n_1, \dots, n_k\}) \\ \mid \text{Wait}_{\text{sv}}(d) \mid \text{GFence}(\{n_1, \dots, n_k\})$$

- $\text{Write}_{\text{sv}} : \text{Loc} \times \text{Val} \rightarrow ()$
- $\text{Read}_{\text{sv}} : \text{Loc} \rightarrow \text{Val}$
- $\text{Wait}_{\text{sv}} : \text{Wid} \rightarrow ()$
- $\text{GFence} : \mathcal{P}(\text{Node}) \rightarrow ()$

$\text{Write}_{\text{sv}}(x, v)$ writes a new value v to the location x of the current node. $\text{Read}_{\text{sv}}(x)$ reads the location x of the current node and returns its value. $\text{Bcast}_{\text{sv}}(x, d, \{n_1, \dots, n_k\})$ broadcasts the local value of x and overwrites the values of the copies of x on the nodes $\{n_1, \dots, n_k\}$, which might include the local node. $\text{Wait}_{\text{sv}}(d)$ waits for previous broadcasts of the thread marked with the same work identifier $d \in \text{Wid}$. As is the case for **Put**, this operation only guarantees that the local values of the broadcasts have been read, but not that remote copies have been modified. Finally, the global fence operation $\text{GFence}(\{n_1, \dots, n_k\})$ ensures every previous operation of the thread towards one of the nodes in the argument is fully finished, including the writing part of broadcasts.

We then require the stamping function stmp_{sv} :

$$\begin{aligned} \text{stmp}_{\text{sv}}(\langle -, -, \langle \text{Write}_{\text{sv}}, -, - \rangle \rangle) &= \{\text{aCW}\} \\ \text{stmp}_{\text{sv}}(\langle -, -, \langle \text{Read}_{\text{sv}}, -, - \rangle \rangle) &= \{\text{aCR}\} \\ \text{stmp}_{\text{sv}}(\langle -, -, \langle \text{Wait}_{\text{sv}}, -, - \rangle \rangle) &= \{\text{aWT}\} \\ \text{stmp}_{\text{sv}}(\langle -, -, \langle \text{GFence}, (\{n_1, \dots, n_k\}), - \rangle \rangle) &= \{\text{aGF}_{n_1}, \dots, \text{aGF}_{n_k}\} \\ \text{stmp}_{\text{sv}}(\langle -, -, \langle \text{Bcast}_{\text{sv}}, (-, -, \{n_1, \dots, n_k\}), - \rangle \rangle) &= \{\text{aNLR}_{n_1}, \text{aNRW}_{n_1}, \dots, \text{aNLR}_{n_k}, \text{aNRW}_{n_k}\} \end{aligned}$$

Broadcasts are associated with a NIC local read and NIC remote write stamp for each remote node they are broadcasting towards. Similarly, global fence operations are associated with a global fence stamp for each node.

With this, the stamp order is enough to enforce the behaviour of the global fence. If we have a program $\text{Bcast}_{\text{sv}}(x, d, \{\dots, n, \dots\}); \text{GFence}(\{\dots, n, \dots\})$, the plain execution has two events $\mathbf{e}_{\text{BR}}$ and $\mathbf{e}_{\text{GF}}$, and the definitions of stmp_{sv} and **sto** (cell G12 in Fig. 9) imply $\langle \mathbf{e}_{\text{BR}}, \text{aNRW}_n \rangle \xrightarrow{\text{ppo}} \langle \mathbf{e}_{\text{GF}}, \text{aGF}_n \rangle$.

Recall that, for an execution $\mathcal{G}$, $\mathcal{G}.\mathcal{W}$ represents write subevents (stamps **aCW**, **aCAS**, **aNLW**, and **aNRW**), while $\mathcal{G}.\mathcal{R}$ represents read subevents (stamps **aCR**, **aCAS**, **aNLR**, **aNAR**, and **aNRR**). Recall also that we note e.g. $\mathcal{G}.\mathcal{W}_x \triangleq \{\mathbf{s} \in \mathcal{G}.\mathcal{W} \mid \text{loc}(\mathbf{s}) = \{x\}\}$ to constrain a set to subevents on a specific location x . For the sv library, we additionally define $\mathcal{G}.\mathcal{W}^n \triangleq \{\langle \mathbf{e}, \text{aCW} \rangle \mid \mathbf{n}(\mathbf{t}(\mathbf{e})) = n\} \cup \mathcal{G}.\text{aNRW}_n$ as the set of write subevents occurring on node n . This includes CPU writes on the node, as well as broadcast writes towards n from all threads. We also note $\mathcal{G}.\mathcal{W}_x^n \triangleq \mathcal{G}.\mathcal{W}_x \cap \mathcal{G}.\mathcal{W}^n$

as expected. Similarly, $\mathcal{G}.\mathcal{R}^n \triangleq \{s \mid s \in \mathcal{G}.\mathcal{R} \wedge \mathbf{n}(\mathbf{t}(s)) = n\}$ covers reads occurring on n , either by a CPU read or as part of a broadcast. We now work towards a definition of consistency for shared variables.

Definition 9. For an execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}_{\text{sv}}, -, - \rangle$, we define the following:

- The value-read function $\mathbf{v}_R : \mathcal{G}.\mathcal{R} \rightarrow \text{Val}$ that associates each read subevent with the value returned, if available, i.e. if $e = \langle -, -, \langle \text{Read}_{\text{sv}}, -, v \rangle \rangle$, then $\mathbf{v}_R(e) = v$.
- The value-written function $\mathbf{v}_W : \mathcal{G}.\mathcal{W} \rightarrow \text{Val}$ that associates each write subevent with a value $\mathcal{G}$, i.e. if $e = \langle -, -, \langle \text{Write}_{\text{sv}}, (-, v), - \rangle \rangle$, then $\mathbf{v}_W(e) = v$.
- A reads-from relation, $\mathbf{rf} \triangleq \bigcup_n \mathbf{rf}^n$, where each $\mathbf{rf}^n \subseteq \mathcal{G}.\mathcal{W}^n \times \mathcal{G}.\mathcal{R}^n$ is a relation on subevents of the same location and node with matching values, i.e. if $\langle s_1, s_2 \rangle \in \mathbf{rf}^n$ then $\text{loc}(s_1) = \text{loc}(s_2)$ and $\mathbf{v}_W(s_1) = \mathbf{v}_R(s_2)$.
- A modification-order relation $\mathbf{mo} \triangleq \bigcup_{x,n} \mathbf{mo}_x^n$ describing the order in which writes on x on node n reach memory.

We define *well-formedness* for $\mathbf{rf}$ and $\mathbf{mo}$ as follows. For each remote, a broadcast writes the corresponding read value: if $s_1 = \langle e, \mathbf{aNLR}_n \rangle \in \mathcal{G}.\text{SEvent}$ and $s_2 = \langle e, \mathbf{aNRW}_n \rangle \in \mathcal{G}.\text{SEvent}$, then $\mathbf{v}_R(s_1) = \mathbf{v}_W(s_2)$. Each $\mathbf{rf}^n$ is functional on its range, i.e. every read in $\mathcal{G}.\mathcal{R}^n$ is related to at most one write in $\mathcal{G}.\mathcal{W}^n$. If a read is not related to a write, it reads the initial value of zero, i.e. if $s_2 \in \mathcal{G}.\mathcal{R}^n$ and $s_2 \notin \text{img}(\mathbf{rf}^n)$ then $\mathbf{v}_R(s_2) = 0$. Finally, each $\mathbf{mo}_x^n$ is a strict total order on $\mathcal{G}.\mathcal{W}_x^n$.

We further define the *reads-from-internal* relation as $\mathbf{rf}_i \triangleq [\mathbf{aCW}]; (\text{po} \cap \mathbf{rf}); [\mathbf{aCR}]$ (which corresponds to CPU reads and writes using the same TSO store buffer), and the *reads-from-external* relation as $\mathbf{rf}_e \triangleq \mathbf{rf} \setminus \mathbf{rf}_i$. Moreover, given an execution $\mathcal{G}$ and well-formed $\mathbf{rf}$ and $\mathbf{mo}$, we derive additional relations.

$$\begin{aligned} \mathbf{rb}^n &\triangleq \left\{ \langle r, w \rangle \in \mathcal{G}.\mathcal{R}^n \times \mathcal{G}.\mathcal{W}^n \mid \left(\text{loc}(r) = \text{loc}(w) \wedge \right. \right. \\ &\quad \left. \left. ((\mathbf{rf}^n)^{-1}; \mathbf{mo}^n) \vee r \notin \text{img}(\mathbf{rf}^n) \right) \right\} \\ \mathbf{pf} &\triangleq \{ \langle \langle e_1, \mathbf{aNLR}_n \rangle, \langle e_2, \mathbf{aWT} \rangle \rangle \mid \exists d. \langle e_1, e_2 \rangle \in \text{po}|_d \} \quad \mathbf{rb} \triangleq \bigcup_n \mathbf{rb}^n \\ \mathbf{iso} &\triangleq \{ \langle \langle e, \mathbf{aNLR}_n \rangle, \langle e, \mathbf{aNRW}_n \rangle \rangle \mid e = \langle -, -, \langle \text{Bcast}_{\text{sv}}, (-, -, \{\dots, n, \dots\}), - \rangle \rangle \in E \} \end{aligned}$$

The *polls-from* relation $\mathbf{pf}$ states that a Wait_{sv} operation synchronises with the NIC local read subevents of previous broadcasts that use the same work identifier. The *reads-before* relation $\mathbf{rb}$ states that a read r executes before a specific write w on the same node and location. This is either because r reads the initial value of 0, or because r reads from a write that is $\mathbf{mo}$ -before w . Finally, the *internal-synchronisation-order* relation $\mathbf{iso}$ states that, within a broadcast, for each remote node the reading part occurs before the writing part.

We can then define the consistency predicate $\text{sv}.\mathcal{C}$ as follows.

Definition 10 (sv-consistency). $\langle E, \text{po}, \text{stmp}, \mathbf{so}, \mathbf{hb} \rangle$ is sv-consistent if:

- $\text{stmp} = \text{stmp}_{\text{sv}}$;
- there exists well-formed $\mathbf{v}_R$, $\mathbf{v}_W$, $\mathbf{rf}$, and $\mathbf{mo}$, such that $[\mathbf{aCR}]; (\text{po}^{-1} \cap \mathbf{rb}); [\mathbf{aCW}] = \emptyset$ and $\mathbf{so} = \mathbf{iso} \cup \mathbf{rf}_e \cup \mathbf{pf} \cup \mathbf{rb} \cup \mathbf{mo}$.

It is straightforward to check that this consistency predicate satisfies monotonicity and decomposability. For CPU reads and writes, we ask that **rb** does not contradict the program order. E.g., a program $\text{Write}_{\text{sv}}(x, 1); \text{Read}_{\text{sv}}(x)$ must return 1 and cannot return 0, even if the semantics of TSO allows for the read to finish before the write.

B Correctness Proofs

Correctness proofs of the MOWGLI framework can be found in [4]. We recall the main definitions and results in Appendix B.1 before proving the soundness of the weak lock (§B.2), strong lock (§B.3), node lock (§B.4), and RDMA_{RMW}^{SC} libraries (§B.5).

B.1 Background: MOWGLI Definitions and Results

MOWGLI assumes a type Val of values, a type $\text{Loc} \subseteq \text{Val}$ of locations, and a type Method of methods. The syntax of sequential programs is given by the following grammar:

$$\begin{array}{llll} v, v_i \in \text{Val} & m \in \text{Method} & f \in \text{Val} \rightarrow \text{SeqProg} & k \in \mathbb{N}^+ \\ \text{SeqProg} \ni p ::= v \mid m(v_1, \dots, v_k) \mid \text{let } p \text{ f} \mid \text{loop } p \mid \text{break}_k v \end{array}$$

MOWGLI assumes top-level concurrency, i.e. there is a fixed set of threads $\text{Tid} \triangleq \{1, 2, \dots, T\}$, and a concurrent program is given by a tuple $\tilde{\mathbf{p}} = \langle \mathbf{p}_1, \dots, \mathbf{p}_T \rangle$, where each thread t corresponds to a program $\mathbf{p}_t \in \text{SeqProg}$.

The semantics of a program is given by an execution, which is a graph over events. Recall that events are defined in Definition 17. The first two components $\langle E, \text{po} \rangle$ of an execution form a *plain execution*:

Definition 11. *We say that $\langle E, \text{po} \rangle$ is a plain execution iff $E \subseteq \text{Event}$, $\text{po} \subseteq E \times E$, and $\text{po} = \bigcup_{t \in \text{Tid}} \text{po}|_t$ where every $\text{po}|_t$ (i.e. po restricted to the events of thread t) is a total order.*

We write $\emptyset_G \triangleq \langle \emptyset, \emptyset \rangle$ for the empty execution and $\{\mathbf{e}\}_G \triangleq \langle \{\mathbf{e}\}, \emptyset \rangle$ for the execution with a single event $\mathbf{e}$. Given two executions, $G_1 = \langle E_1, \text{po}_1 \rangle$ and $G_2 = \langle E_2, \text{po}_2 \rangle$, with disjoint sets of events (i.e. $E_1 \cap E_2 = \emptyset$), we define their sequential composition $G_1; G_2$ and parallel composition $G_1 \parallel G_2$ as follows:

$$G_1; G_2 \triangleq \langle E_1 \cup E_2, \text{po}_1 \cup \text{po}_2 \cup (E_1 \times E_2) \rangle \quad G_1 \parallel G_2 \triangleq \langle E_1 \cup E_2, \text{po}_1 \cup \text{po}_2 \rangle$$

The plain semantics of a program $\mathbf{p}$ executed by a thread t is given by $\llbracket \mathbf{p} \rrbracket_t$, which is a set of pairs of the form $\langle r, G \rangle$, where r is the output and G is a plain execution. This set represents all conceivable unfoldings of the program into method calls, even those that will be rejected by the semantics of the corresponding libraries. Each output is a pair $\langle v, k \rangle$, where v is a value and k a break

number, indicating the program terminates by requesting to exit k nested loops and returning the value v .

$$\begin{aligned}
\llbracket v \rrbracket_t &\triangleq \{\langle\langle v, 0 \rangle, \emptyset_G\rangle\} & \llbracket \text{break}_k v \rrbracket_t &\triangleq \{\langle\langle v, k \rangle, \emptyset_G\rangle\} \\
\llbracket m(\tilde{v}) \rrbracket_t &\triangleq \{\langle\langle v', 0 \rangle, \{ \langle t, \iota, \langle m, \tilde{v}, v' \rangle \} \rangle_G \mid v' \in \mathbf{Val} \wedge \iota \in \mathbf{EventId}\} \\
\llbracket \text{let } p \text{ f} \rrbracket_t &\triangleq \{\langle\langle r, G_1; G_2 \rangle \mid \langle\langle v, 0 \rangle, G_1 \rangle \in \llbracket p \rrbracket_t \wedge \langle r, G_2 \rangle \in \llbracket \text{f } v \rrbracket_t \rangle \\
&\quad \cup \{\langle\langle v, k \rangle, G_1 \rangle \mid \langle\langle v, k \rangle, G_1 \rangle \in \llbracket p \rrbracket_t \wedge k \neq 0\} \\
\llbracket \text{loop } p \rrbracket_t &\triangleq \bigcup_{j \in \mathbb{N}} \{\langle\langle v, k \rangle, G_0; \dots; G_j \rangle \mid (\forall 0 \leq i < j. \langle\langle -, 0 \rangle, G_i \rangle \in \llbracket p \rrbracket_t) \wedge \langle\langle v, k+1 \rangle, G_j \rangle \in \llbracket p \rrbracket_t\}
\end{aligned}$$

We lift the plain semantics to the level of concurrent programs and define

$$\llbracket \tilde{p} \rrbracket \triangleq \{\langle\langle v_1, \dots, v_T \rangle, \parallel_{t \in \mathbf{Tid}} G_t \rangle \mid \forall t \in \mathbf{Tid}. \langle\langle v_t, 0 \rangle, G_t \rangle \in \llbracket p_t \rrbracket_t\}$$

Concurrent programs only properly terminate if each thread terminates with a break number of 0. In which case, the output of the concurrent program is the parallel composition of the values and plain executions of the different threads.

Then, we can define executions (Def. 1), libraries (§3.1), and consistent executions (Def. 2).

Given a concurrent program $\tilde{p}$ using libraries Λ , we note $\text{outcome}_\Lambda(\tilde{p})$ the set of all output values of its Λ -consistent executions.

$$\text{outcome}_\Lambda(\tilde{p}) \triangleq \{\tilde{v} \mid \exists \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle \text{ } \Lambda\text{-consistent}. \langle \tilde{v}, \langle E, \text{po} \rangle \rangle \in \llbracket \tilde{p} \rrbracket\}$$

Then, an implementation for a library L is a function $I : (\mathbf{Tid} \times L.M \times \mathbf{Val}^*) \rightarrow \text{SeqProg}$ associating every method call of the library L to a sequential program.

Definition 12. We say that I is well defined for a library L using Λ iff for all $t \in \mathbf{Tid}$, $m \in L.M$ and $\tilde{v} \in \mathbf{Val}^*$, we have:

- 1) $L \notin \Lambda$, and $I(t, m, \tilde{v})$ only calls methods of the libraries of Λ .
- 2) $\langle\langle -, k+1 \rangle, - \rangle \notin \llbracket I(t, m, \tilde{v}) \rrbracket_t$, i.e. the implementation of a method call $m(\tilde{v})$ cannot return with a non-zero break number, and thus cannot cause a loop containing a call to $m(\tilde{v})$ to break inappropriately.
- 3) if $\langle\langle v, 0 \rangle, \langle E, \text{po} \rangle \rangle \in \llbracket I(t, m, \tilde{v}) \rrbracket_t$ then $E \neq \emptyset$, i.e. if an implementation successfully executes, it must contain at least one method call.

We note $\text{loc}(I)$ the set of all locations that can be accessed by the implementation of I : $\text{loc}(I) \triangleq \bigcup_{t, m, \tilde{v}} \bigcup_{(\langle -, \cdot \rangle) \in \llbracket I(t, m, \tilde{v}) \rrbracket_t} \text{loc}(E)$. We then define a function $\llbracket - \rrbracket_I$ to map an implementation I to a concurrent program as follows.

$$\begin{aligned}
\llbracket v \rrbracket_{t, I} &\triangleq v & \llbracket m(v_1, \dots, v_k) \rrbracket_{t, I} &\triangleq \begin{cases} I(t, m, \langle v_1, \dots, v_k \rangle) & \text{if } m \in L.M \\ m(v_1, \dots, v_k) & \text{otherwise} \end{cases} \\
\llbracket \text{loop } p \rrbracket_{t, I} &\triangleq \text{loop } \llbracket p \rrbracket_{t, I} & \llbracket \text{let } p \text{ f} \rrbracket_{t, I} &\triangleq \text{let } \llbracket p \rrbracket_{t, I} (\lambda v. \llbracket \text{f } v \rrbracket_{t, I}) \\
\llbracket \text{break}_k v \rrbracket_{t, I} &\triangleq \text{break}_k v & \llbracket \langle p_1, \dots, p_T \rangle \rrbracket_I &\triangleq \langle \llbracket p_1 \rrbracket_{1, I}, \dots, \llbracket p_T \rrbracket_{T, I} \rangle
\end{aligned}$$

Using these definitions, we arrive at a notion of a sound implementation, which holds whenever the implementation is a refinement of the library specification.

Definition 13. We say that I is a sound implementation of L using Λ if, for any program $\tilde{p}$ such that $\text{loc}(I) \cap \text{loc}(\tilde{p}) = \emptyset$, we have that $\text{outcome}_\Lambda(\llbracket \tilde{p} \rrbracket_I) \subseteq \text{outcome}_{\Lambda \uplus \{L\}}(\tilde{p})$.

As soundness is difficult to prove directly, MOWGLI develops a modular proof technique using an *abstraction function* mapping the implementation to its abstract library specification. For $f : A \rightarrow B$ and $r \subseteq A \times A$, we note $f(r) \triangleq \{\langle f(x), f(y) \rangle \mid \langle x, y \rangle \in r\}$.

Definition 14. Suppose I is a well-defined implementation of a library L using Λ , and that $G = \langle E, \text{po} \rangle$ and $G' = \langle E', \text{po}' \rangle$ are plain executions using methods of Λ and L respectively. We say that a surjective function $f : E \rightarrow E'$ abstracts G to G' , denoted $\text{abs}_{I,L}^f(G, G')$, iff

- $E|_L = \emptyset$ (i.e. G contains no calls to the abstract library L) and $E'|_L = E'$ (i.e. G' only contains calls to the abstract library L);
- $f(\text{po}) \subseteq (\text{po}')^*$ and $\forall e_1, e_2, \langle f(e_1), f(e_2) \rangle \in \text{po}' \implies \langle e_1, e_2 \rangle \in \text{po}$; and
- if $e' = \langle t, \iota, \langle m, \tilde{v}, v' \rangle \rangle \in E'$ then $\langle \langle v', 0 \rangle, G|_{f^{-1}(e')} \rangle \in \llbracket I(t, m, \tilde{v}) \rrbracket_t$

Lemma 1. Given $\tilde{p}$ on library L and a well-defined implementation I of L , if $\langle \tilde{v}, G \rangle \in \llbracket \llbracket \tilde{p} \rrbracket_I \rrbracket$ then there exists $\langle \tilde{v}, G' \rangle \in \llbracket \tilde{p} \rrbracket$ and f such that $\text{abs}_{I,L}^f(G, G')$.

Definition 15. We say that a well defined implementation I of a library L is locally sound iff, whenever we have a Λ -consistent execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ and $\text{abs}_{I,L}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$, then there exists stmp' , so' , and a concretisation function $g : \langle E', \text{po}', \text{stmp}' \rangle.\text{SEvent} \rightarrow \mathcal{G}.\text{SEvent}$ such that:

- $g(\langle e', a' \rangle) = \langle e, a \rangle$ implies $f(e) = e'$ and
 - For all a_0 such that $\langle a_0, a' \rangle \in \text{sto}$, there exists $\langle e_1, a_1 \rangle \in \mathcal{G}.\text{SEvent}$ such that $f(e_1) = e'$, $\langle a_0, a_1 \rangle \in \text{sto}$, and $\langle \langle e_1, a_1 \rangle, \langle e, a \rangle \rangle \in \text{hb}^*$;
 - For all a_0 such that $\langle a', a_0 \rangle \in \text{sto}$, there exists $\langle e_2, a_2 \rangle \in \mathcal{G}.\text{SEvent}$ such that $f(e_2) = e'$, $\langle a_2, a_0 \rangle \in \text{sto}$, and $\langle \langle e, a \rangle, \langle e_2, a_2 \rangle \rangle \in \text{hb}^*$.
- $g(\text{so}') \subseteq \text{hb}$;
- For all hb' transitive such that $(\text{ppo}' \cup \text{so}')^+ \subseteq \text{hb}'$ and $g(\text{hb}') \subseteq \text{hb}$, we have $\langle E', \text{po}', \text{stmp}', \text{so}', \text{hb}' \rangle \in L.C$, where $\text{ppo}' \triangleq \langle E', \text{po}', \text{stmp}' \rangle.\text{ppo}$.

Theorem 5. If a well-defined implementation is locally sound, then it is sound.

We show the local soundness of the different implementations given in this paper. Thus, from the theorem above, these implementations are sound.

B.2 WLOCK Library

Theorem 1. The implementation I_{WL} is sound.

Proof. We assume an $\{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}, \text{sv}\}$ -consistent execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ which is abstracted via f to $\langle E', \text{po}' \rangle$ that uses (only) the WLOCK library, i.e. $\text{abs}_{I_{\text{WL}}, \text{WLOCK}}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$ holds. We need to provide stmp' , so' , and $g :$

$\langle E', \text{po}', \text{stmp}' \rangle. \text{SEvent} \rightarrow \mathcal{G}. \text{SEvent}$ respecting some conditions. From $\langle E', \text{po}' \rangle$, we simply take $\text{stmp}' = \text{stmp}_{\text{WL}}$.

Since $\mathcal{G}$ is $\{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}, \text{SV}\}$ -consistent, it means $(\text{ppo} \cup \text{so}|_{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}} \cup \text{so}|_{\text{SV}}) \subseteq \text{hb}$, hb is transitive and irreflexive, and the two restrictions of $\mathcal{G}$ are respectively $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ -consistent and SV-consistent.

$\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ -consistency implies there is some well-formed $\text{v}_R, \text{v}_W, \text{rf}, \text{mo}, \text{nfo}$, and rao such that ib is irreflexive, $\forall e. \text{stmp}|_{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}}(e) \in \text{stmp}_{\text{RW}}(e)$, and $\text{so}|_{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}} = \text{iso} \cup \text{rf}_e \cup \text{pfg} \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup \text{rao} \cup ([\text{aNRW}_n]; \text{iso}^{-1}; \text{rao}) \cup ([\text{Inst}]; \text{ib})$.

SV-consistency implies there is some well-formed $\text{v}_R'', \text{v}_W'', \text{rf}'', \text{mo}''$, such that $\text{stmp}|_{\text{SV}} = \text{stmp}_{\text{SV}}, [\text{aCR}]; (\text{po}|_{\text{SV}}^{-1} \cap \text{rb}''); [\text{aCW}] = \emptyset$, and $\text{so}|_{\text{SV}} = \text{iso}'' \cup \text{rf}_e'' \cup \text{pf}'' \cup \text{rb}'' \cup \text{mo}''$. (We will use double apostrophes for references to the SV library.)

We define g as follows.

- For an event $e' = (t, -, (\text{Acq}_{\text{WL}}, (x), ()))$, we choose $g(e', \text{aMF}) = (e_r, \text{aCR})$ with $e_r = (t, -, (\text{Read}_{\text{SV}}, (x_{t'}), (v))) \in f^{-1}(e')$ the last event of the implementation (reading a shared variable owned by some thread t').
- For an event $e' = (t, -, (\text{Rel}_{\text{WL}}, (x), ()))$, we choose $g(e', \text{aCW}) = (e_w, \text{aCW})$ with $e_w = (t, -, (\text{Write}_{\text{SV}}, (x_t, v + 1), ())) \in f^{-1}(e')$ the second event of the implementation.

First, let us show that g preserves sto (first property of local soundness). For Rel_{WL} this is trivial using the identity function. For Acq_{WL} , the stamp aCR is similar to aMF w.r.t. later stamps, so $(e_2, a_2) = (e_r, \text{aCR})$ is enough. For an earlier stamp a_0 such that $(a_0, \text{aMF}) \in \text{sto}$, we take $(e_1, a_1) = ((t, -, (\text{RFAA}, (\dots, d), ())), \text{aNLW}_n)$ the first event of the implementation, and with $e_{wt} = (t, -, (\text{Wait}, (d), ()))$ the second event we have $(e_1, a_1) \xrightarrow{\text{pfg}} (e_{wt}, \text{aWT}) \xrightarrow{\text{ppo}} (e_r, \text{aCR})$ (thus included in hb) with $(a_0, \text{aNLW}_n) \in \text{sto}$.

Now we need to pick a suitable so' such that $g(\text{so}') \subseteq \text{hb}$ and $\langle E', \text{po}', \text{stmp}', \text{so}', - \rangle$ is WLOCK-consistent. We can assume that $\langle E', \text{po}' \rangle$ respects locks, as otherwise $\text{so}' = \emptyset$ is enough. Thus, for each location x we need to define a total order lo'_x on $A'_x \triangleq \{e' \mid e' \in E'_x \wedge \text{m}(e') = \text{Acq}_{\text{WL}}\}$. Each event $e' \in A'_x$ can be associated to its first subevent of the form $((t', -, (\text{RFAA}, (p'_x, x_a, 1, d), ())), \text{aNLW}_n)$, with $n = \text{n}(x)$. From $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ -consistency, rao induces a total ordering on these subevents, and we simply keep the same ordering for A'_x . As such, we define $\text{so}' = \bigcup_x \{ \langle e'_1, \text{aCW} \rangle, \langle e'_2, \text{aMF} \rangle \mid (e'_1, e'_2) \in (\text{po}'_x|_{\text{imm}})^{-1}; \text{lo}'_x \}$ as expected, and we have that $\langle E', \text{po}', \text{stmp}', \text{so}', - \rangle$ is WLOCK-consistent.

Thus, the rest of the proof is to show that $g(\text{so}') \subseteq \text{hb}$, i.e. that the synchronisations promised by the WLOCK library are enforced in the implementation. We can assume $(e'_0, \text{aMF}) \xrightarrow{\text{lo}'_x} (e'_2, \text{aMF})$ and $(e'_0, \text{aMF}) \xrightarrow{\text{po}'_x|_{\text{imm}}} (e'_1, \text{aCW})$, with e'_0 running $\text{Acq}_{\text{WL}}(x)$ by thread t_1 , e'_1 running $\text{Rel}_{\text{WL}}(x)$ by thread t_1 , and e'_2 running $\text{Acq}_{\text{WL}}(x)$ by thread t_2 . We also note $(e_1, \text{aCW}) = g(e'_1, \text{aCW})$ and $(e_2, \text{aCR}) = g(e'_2, \text{aMF})$. Our goal is then to show $(e_1, \text{aCW}) \xrightarrow{\text{hb}} (e_2, \text{aCR})$.

We proceed by induction on the ordering lo'_x . The base case is for $(e'_0, \text{aMF}) \xrightarrow{\text{lo}'_x|_{\text{imm}}} (e'_2, \text{aMF})$. This base case trivially implies the general case by transitivity, since

the program respects locks (i.e. intermediate acquires are being released) and $(\text{aCR}, \text{aCW}) \in \text{sto}$.

Let $\mathbf{e}_0^{faa} = (t_1, -, (\text{RFAA}, (p_x^{t_1}, x_a, 1, d), ()))$ be the FAA in the implementation of $\mathbf{e}'_0$ and $\mathbf{e}_2^{faa} = (t_2, -, (\text{RFAA}, (p_x^{t_2}, x_a, 1, d), ()))$ in the implementation of $\mathbf{e}'_2$. By definition we have $(\mathbf{e}_0^{faa}, \text{aNAR}_n) \xrightarrow{(\text{rao}|E_{x_a})|_{\text{imm}}} (\mathbf{e}_2^{faa}, \text{aNAR}_n)$, since any remote RMW in E_{x_a} is from an implementation of some $\text{Acq}_{\text{WL}}(x)$ event. From the semantics of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ we have $(\mathbf{e}_0^{faa}, \text{aNRW}_n) \xrightarrow{\text{hb}} (\mathbf{e}_2^{faa}, \text{aNRW}_n)$ (from the $([\text{aNRW}]; \text{iso}^{-1}; \text{rao})$ component), and thus we necessarily have $(\mathbf{e}_0^{faa}, \text{aNRW}_n) \xrightarrow{\text{rf}} (\mathbf{e}_2^{faa}, \text{aNRW}_n)$, i.e. the second FAA reads the modified value of the first. This is because $\mathbf{e}_2^{faa}$ cannot read from an earlier write (or the initial value of 0) as that would imply an **rb** dependency and an **hb** cycle; and cannot read ($\text{rf}_e \subseteq \text{hb}$) from a later write, as any later write is **hb** after $\mathbf{e}_2^{faa}$ (via **rao** and **ppo**).

There is some value $v_0 = \mathbf{v}_R((\mathbf{e}_0^{faa}, \text{aNAR}_n))$ read by the first FAA operation. By well-formedness of $\mathbf{v}_R$, $\mathbf{v}_W$, and **rf**, we have $\mathbf{v}_R((\mathbf{e}_2^{faa}, \text{aNAR}_n)) = \mathbf{v}_W((\mathbf{e}_0^{faa}, \text{aNAR}_n)) = v_0 + 1$, i.e. the following $\text{Acq}_{\text{WL}}(x)$ gets the next ticket. More generally, it is clear every $\text{Acq}_{\text{WL}}(x)$ gets a different ticket. We also have $\mathbf{v}_W((\mathbf{e}_0^{faa}, \text{aNLW}_n)) = v_0$, i.e. $p_x^{t_1}$ is modified to contain v_0 . Respectively $p_x^{t_2}$ is modified to contain $v_0 + 1$.

Let $\mathbf{e}'_0$ be the third event of the implementation of $\mathbf{e}'_0$ reading $p_x^{t_1}$. We necessarily have $(\mathbf{e}_0^{faa}, \text{aNLW}_n) \xrightarrow{\text{rf}} (\mathbf{e}'_0, \text{aCR})$. This is because $\mathbf{e}'_0$ cannot read from the future (it would create an **rf**; **ippb** cycle in **ib**) and the second event $\text{Wait}(d)$ makes sure all previous modifications of $p_x^{t_1}$ are available (ignoring the last one would be an **rb**; **hb** cycle). Thus, in the implementation of $\mathbf{e}'_0$, the meta-variable $\mathbf{v}$ corresponds to the value v_0 . More generally, in any implementation of $\text{Acq}_{\text{WL}}(x)$, $\mathbf{v}$ corresponds to the ticket obtained (e.g. $v_0 + 1$ for $\mathbf{e}'_2$).

The implementation of $\mathbf{e}'_1$ (running $\text{Rel}_{\text{WL}}(x)$) also reads $p_x^{t_1}$. For the same reason, $\mathbf{v}$ corresponds to the ticket of the previous $\text{Acq}_{\text{WL}}(x)$, i.e. v_0 in our case. Since the program respects locks, every $\text{Rel}_{\text{WL}}(x)$ handles a different ticket, and $\mathbf{e}'_1$ is the only one handling ticket v_0 for x .

The second event in the implementation of $\mathbf{e}'_1$ is $\mathbf{e}_1 = (t_1, -, (\text{Write}_{\text{SV}}, (x_{t_1}, v_0 + 1), ()))$ modifying x_{t_1} . (There is also a broadcast propagating the new value across the network.) By well-formedness we have $\mathbf{v}_W''((\mathbf{e}_1, \text{aCW})) = v_0 + 1$. The last event in the implementation of $\mathbf{e}'_2$ is of the form $\mathbf{e}_2 = (t_2, -, (\text{Read}_{\text{SV}}, (x_{t_2}), (v_0 + 1)))$ returning a value of $v_0 + 1$, and by well-formedness $\mathbf{v}_R''(\mathbf{e}_2, \text{aCR}) = v_0 + 1$. The read is necessarily on x_{t_2} as other x_t shared variables are never modified to contain $v_0 + 1$. Now, by well-formedness of **rf''** we can create a dependency between $\mathbf{e}_1$ and $\mathbf{e}_2$.

If $\mathbf{n}(t_1) = \mathbf{n}(t_2)$ (i.e. the two commands are on the same node, perhaps even the same thread), then we have $(\mathbf{e}_1, \text{aCW}) \xrightarrow{\text{rf}''} (\mathbf{e}_2, \text{aCR})$ as $(\mathbf{e}_1, \text{aCW})$ is the only element of $\mathcal{G}.\mathcal{W}^{\mathbf{n}(t_1)}$ writing $v_0 + 1$. If they are different threads or $\mathbf{e}_2 \xrightarrow{\text{po}} \mathbf{e}_1$, then $\text{rf}_e'' \subseteq \text{hb}$ is enough. Otherwise $t_1 = t_2$ with $\mathbf{e}_1 \xrightarrow{\text{po}} \mathbf{e}_2$ and the RFAA/Wait in-between $\mathbf{e}_1$ and $\mathbf{e}_2$ forces a sequence of dependencies **ppo**; **pfg**; **ppo** $\subseteq$ **hb**.

Else $\mathbf{n}(t_1) \neq \mathbf{n}(t_2)$ and $\mathbf{e}_2$ reads from an element of $\mathcal{G}.\mathcal{W}^{\mathbf{n}(t_2)}$, which is a subevent of a broadcast reading from $\mathbf{e}_1$. (Technically, this could be from

a delayed broadcast of a previous $\text{Rel}_{\text{WL}}(x)$ by thread t_1 , not necessarily the broadcast immediately after e_1 .) Thus we similarly have $((e_1, \text{aCW}), (e_2, \text{aCR})) \in \text{rf}_e''; \text{iso}''; \text{rf}_e'' \subseteq \text{hb}$.

B.3 SLOCK Library

$$I_{\text{SL}}(t, \text{Acq}_{\text{SL}}(x)) \triangleq \text{Acq}_{\text{WL}}(x) \quad I_{\text{SL}}(t, \text{Rel}_{\text{SL}}(x)) \triangleq \text{GFence}(\text{Node}); \text{Rel}_{\text{WL}}(x)$$

Theorem 2. *The implementation I_{SL} is sound.*

Proof. This is very straightforward from the semantics of the different libraries.

If an execution is lock-well-formed (Definition 4) with respect to strong locks, the implementation is clearly lock-well-formed with respect to weak locks.

A strong acquire $\text{Acq}_{\text{SL}}(x)$ should behave as stamp aMF , which is the case of the implementation $\text{Acq}_{\text{WL}}(x)$. A strong release $\text{Rel}_{\text{SL}}(x)$ should behave as a global fence (stamps aGF_n) and synchronise with later acquires. In the implementation, the first call executes a global fence (stamps aGF_n , see Appendix A), while the latter call is a weak release that synchronises with later acquires (Definition 5). The two components execute in order according to $\text{ppo} \subseteq \text{hb}$ (cell L2 in Fig. 9).

B.4 NLOCK Library

Theorem 3. *The implementation I_{NL} is sound.*

Proof. We assume an $\{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}\}$ -consistent execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ which is abstracted via f to $\langle E', \text{po}' \rangle$ that uses (only) the NLOCK library, i.e. $\text{abs}_{I_{\text{NL}}, \text{NLOCK}}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$ holds. We need to provide stmp' , so' , and $g : \langle E', \text{po}', \text{stmp}' \rangle.\text{SEvent} \rightarrow \mathcal{G}.\text{SEvent}$ respecting some conditions. From $\langle E', \text{po}' \rangle$, we simply take $\text{stmp}' = \text{stmp}_{\text{NL}}$.

Since $\mathcal{G}$ is $\{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}\}$ -consistent, it means $(\text{ppo} \cup \text{so}) \subseteq \text{hb}$, hb is transitive and irreflexive, and $\mathcal{G}$ is $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ -consistent. Thus there is some well-formed $v_R, v_W, \text{rf}, \text{mo}, \text{nfo}$, and rao such that ib is irreflexive, $\forall e. \text{stmp}(e) \in \text{stmp}_{\text{RW}}(e)$, and $\text{so} = \text{iso} \cup \text{rf}_e \cup \text{pfg} \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup \text{rao} \cup ([\text{aNRW}]; \text{iso}^{-1}; \text{rao}) \cup ([\text{Inst}]; \text{ib})$.

As an intermediate result: for each thread t we have $\text{mo}_{p_x^t} \subseteq \text{po}$, i.e. the modifications of the temporary location p_x^t happen in program order. Since hb containing mo is acyclic, it is enough to show that whenever $s_1, s_2 \in \mathcal{G}.\mathcal{W}_{p_x^t}$ and $(s_1, s_2) \in \text{po}$ then we have $(s_1, s_2) \in \text{hb}$. If s_1 has a stamp aCW we immediately have $(s_1, s_2) \in \text{ppo} \subseteq \text{hb}$. From the implementation, in the other cases s_1 has a stamp aNLW_n from either a RFAA or Get operation. In each case, s_1 is immediately followed by some (e, aWT) forcing the write to finish. Thus we have $(s_1, s_2) \in \text{pfg}; \text{ppo} \subseteq \text{hb}$.

We now define g as follows.

- For an event $e' = (t, _, (\text{Acq}_{\text{NL}}(x), ()))$, we choose $g(e', \text{aMF}) = (e_r, \text{aCR})$ with $e_r = (t, _, (\text{Read}, (p_x^t), (v))) \in f^{-1}(e')$ the last read event before breaking the loop, and penultimate event of the implementation.

- For an event $e' = (t, -, (\text{Rel}_{\text{NL}}, (x), ()))$, we choose: $g(e', \text{aRF}_n) = (e_{rf}, \text{aRF}_n)$ with $e_{rf} = (t, -, (\text{Rfence}, (\text{n}(x)), ())) \in f^{-1}(e')$ the first event of the implementation; and $g(e', \text{aNRW}_n) = (e_{put}, \text{aNRW}_n)$ with $e_{put} = (t, -, (\text{Put}, (x_r, p_x^t, -), ())) \in f^{-1}(e')$ the second event of the implementation.

First, let us show that g preserves **sto** (first property of local soundness). For Rel_{NL} this is trivial as g maps to the same stamps. For Acq_{NL} , the stamp aCR is similar to aMF w.r.t. later stamps, so $(e_2, a_2) = (e_r, \text{aCR})$ is enough. For an earlier stamp a_0 such that $(a_0, \text{aMF}) \in \text{sto}$, we take $(e_1, a_1) = ((t, -, (\text{RFAA}, (\dots, d), ())), \text{aNLW}_n)$ the first event of the implementation, and with $e_{wt} = (t, -, (\text{Wait}, (d), ()))$ the second event we have $(e_1, a_1) \xrightarrow{\text{pfg}} (e_{wt}, \text{aWT}) \xrightarrow{\text{ppo}} (e_r, \text{aCR})$ (thus included in **hb**) with $(a_0, \text{aNLW}_n) \in \text{sto}$.

Now we need to pick a suitable so' such that $g(\text{so}') \subseteq \text{hb}$ and $\langle E', \text{po}', \text{stmp}', \text{so}', - \rangle$ is NLOCK-consistent. We can assume that $\langle E', \text{po}' \rangle$ respects locks, as otherwise $\text{so}' = \emptyset$ is enough. Thus, for each location x we need to define a total order lo'_x on $A'_x \triangleq \{e' \mid e' \in E'_x \wedge \text{m}(e') = \text{Acq}_{\text{NL}}\}$. Each event $e' \in A'_x$ can be associated to its first subevent of the form $((t', -, (\text{RFAA}, (p_x^{t'}, x_a, 1, d), ())), \text{aNRW}_n)$, with $n = \text{n}(x)$. From $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ -consistency, **rao** induces a total ordering on these subevents, and we simply keep the same ordering for A'_x . As such, we define

$$\text{so}' = \left\{ \langle e', \text{aRF}_{\text{n}(\text{loc}(e'))} \rangle, \langle e', \text{aNRW}_{\text{n}(\text{loc}(e'))} \rangle \mid \text{m}(e') = \text{Rel}_{\text{NL}} \right\} \cup \bigcup_{x \in \text{Loc}} \left\{ \langle e'_1, \text{aNRW}_{\text{n}(\text{loc}(e'_1))} \rangle, \langle e'_2, \text{aMF} \rangle \mid (e'_1, e'_2) \in (\text{po}'_x|_{\text{imm}})^{-1}; \text{lo}'_x \right\}$$

as expected, and we have that $\langle E', \text{po}', \text{stmp}', \text{so}', - \rangle$ is NLOCK-consistent.

Thus, the rest of the proof is to show that $g(\text{so}') \subseteq \text{hb}$, i.e. that the synchronisations promised by the NLOCK library are enforced in the implementation. The easy case is for the internal synchronisation. For $(\langle e', \text{aRF}_n \rangle, \langle e', \text{aNRW}_n \rangle) \in \text{so}'$, we clearly have $(g(\langle e', \text{aRF}_n \rangle), g(\langle e', \text{aNRW}_n \rangle)) \in \text{ppo} \subseteq \text{hb}$.

For the main case, we can assume $(e'_0, \text{aMF}) \xrightarrow{\text{lo}'_x} (e'_2, \text{aMF})$ and $(e'_0, \text{aMF}) \xrightarrow{\text{po}'_x|_{\text{imm}}} (e'_1, \text{aNRW}_n)$, with $\text{n}(x) = n$, e'_0 running $\text{Acq}_{\text{NL}}(x)$ by thread t_1 , e'_1 running $\text{Rel}_{\text{NL}}(x)$ by thread t_1 , and e'_2 running $\text{Acq}_{\text{NL}}(x)$ by thread t_2 . We also note $(e_1, \text{aNRW}_n) = g(e'_1, \text{aNRW}_n)$ and $(e_2, \text{aCR}) = g(e'_2, \text{aMF})$. Our goal is then to show $(e_1, \text{aNRW}_n) \xrightarrow{\text{hb}} (e_2, \text{aCR})$.

We proceed by induction on the ordering lo'_x . The base case is for $(e'_0, \text{aMF}) \xrightarrow{\text{lo}'_x|_{\text{imm}}} (e'_2, \text{aMF})$. This base case trivially implies the general case by transitivity, since the program respects locks (i.e. intermediate acquires are being released) and $(\text{aCR}, \text{aNRW}_n) \in \text{sto}$.

Let $e_0^{faa} = (t_1, -, (\text{RFAA}, (p_x^{t_1}, x_a, 1, d), ()))$ be the FAA in the implementation of e'_0 and $e_2^{faa} = (t_2, -, (\text{RFAA}, (p_x^{t_2}, x_a, 1, d), ()))$ in the implementation of e'_2 . By definition we have $(e_0^{faa}, \text{aNRW}_n) \xrightarrow{(\text{rao}|_{E_{x_a}})|_{\text{imm}}} (e_2^{faa}, \text{aNRW}_n)$, since any remote RMW in E_{x_a} is from an implementation of some $\text{Acq}_{\text{WL}}(x)$ event. From the semantics of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ we have $(e_0^{faa}, \text{aNRW}_n) \xrightarrow{\text{hb}} (e_2^{faa}, \text{aNRW}_n)$ (from the $([\text{aNRW}]; \text{iso}^{-1}; \text{rao})$ component), and thus we necessarily have $(e_0^{faa}, \text{aNRW}_n) \xrightarrow{\text{rf}}$

$(e_2^{faa}, \text{aNAR}_n)$, i.e. the second FAA reads the modified value of the first. This is because e_2^{faa} cannot read from an earlier write (or the initial value of 0) as that would imply an **rb** dependency and an **hb** cycle; and cannot read ($\text{rf}_e \subseteq \text{hb}$) from a later write, as any later write is **hb** after e_2^{faa} (via **rao** and **ppo**).

There is some value $v_0 = v_R((e_0^{faa}, \text{aNAR}_n))$ read by the first FAA operation. By well-formedness of v_R , v_W , and **rf**, we have $v_R((e_2^{faa}, \text{aNAR}_n)) = v_W((e_0^{faa}, \text{aNAR}_n)) = v_0 + 1$, i.e. the following $\text{Acq}_{\text{WL}}(x)$ gets the next ticket. More generally, it is clear every $\text{Acq}_{\text{WL}}(x)$ gets a different ticket. We also have $v_W((e_0^{faa}, \text{aNLW}_n)) = v_0$, i.e. $p_x^{t_1}$ is modified to contain v_0 . Respectively $p_x^{t_2}$ is modified to contain $v_0 + 1$.

Let e'_0 be the third event of the implementation of e'_0 reading $p_x^{t_1}$. We necessarily have $(e'_0, \text{aNLW}_n) \xrightarrow{\text{rf}} (e'_0, \text{aCR})$. This is because e'_0 cannot read from the future (it would create an **rf; ippo** cycle in **ib**) and the second event $\text{Wait}(d)$ makes sure all previous modifications of $p_x^{t_1}$ are available (ignoring the last one would be an **rb; hb** cycle since $\text{mo}_{p_x^{t_1}} \subseteq \text{po}$). Thus, in the implementation of e'_0 , the meta-variable v corresponds to the value v_0 . More generally, in any implementation of $\text{Acq}_{\text{WL}}(x)$, v corresponds to the ticket obtained (e.g. $v_0 + 1$ for e'_2). So the last event e'_0 of the implementation of e'_0 modifies $p_x^{t_1}$ to $v_0 + 1$.

The implementation of e'_1 (running $\text{Rel}_{\text{WL}}(x)$) has an operation **Put** (event e_1) reading $p_x^{t_1}$ to send to x_r . We necessarily have $(e_1^w, \text{aCW}) \xrightarrow{\text{rf}} (e_1, \text{aNLR}_n)$, since the write is available $((\text{aCW}, \text{aNLR}_n) \in \text{sto})$ and later write on $p_x^{t_1}$ from later RFAA are not finished $((\text{aNLR}_n, \text{aNLW}_n) \in \text{sto})$ and $n(x_r) = n(x_a)$. Thus $v_W((e_1, \text{aNRW}_n)) = v_R((e_1, \text{aNLR}_n)) = v_0 + 1$. More generally, each $\text{Rel}_{\text{WL}}(x)$ modifies x_r to contain the next value after the ticket obtained by the previous $\text{Acq}_{\text{WL}}(x)$ operation. Since each $\text{Acq}_{\text{WL}}(x)$ handles a different ticket, this is the only modification of x_r to contain $v_0 + 1$.

The penultimate event in the implementation of e'_2 (causing the loop break) is of the form $e_2 = (t_2, -, (\text{Read}, (p_x^{t_2}), (v_0 + 1)))$ returning a value of $v_0 + 1$, and by well-formedness $v_R((e_2, \text{aCR})) = v_0 + 1$. If we note $e_2^{get} = (t_2, -, (\text{Get}, (p_x^{t_2}, x_r, d), ()))$ the last **Get** event preceding e_2 in the implementation, we clearly have $(e_2^{get}, \text{aNLW}_n) \xrightarrow{\text{rf}} (e_2, \text{aCR})$ (as previously, the intermediate **Wait** makes the write available), and $v_R((e_2^{get}, \text{aNRW}_n)) = v_W((e_2^{get}, \text{aNLW}_n)) = v_R((e_2, \text{aCR})) = v_0 + 1$.

By well-formedness of **rf**, we also have $(e_1, \text{aNRW}_n) \xrightarrow{\text{rf}} (e_2^{get}, \text{aNRW}_n)$ from the only write of $v_0 + 1$ on x_r . Finally, we have $((e_1, \text{aNRW}_n), (e_2, \text{aCR})) \in \text{rf}_e; \text{iso}; \text{rf}_e \subseteq \text{hb}$.

B.5 RDMA^{SC}_{RMW} Library

Theorem 4. *The implementation I_{SC} is sound.*

Proof. We assume an $\{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}, \text{NLOCK}\}$ -consistent execution $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so}, \text{hb} \rangle$ which is abstracted via f to $\langle E', \text{po}' \rangle$ that uses (only) the $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ library, i.e. $\text{abs}_{I_{\text{SC}}, \text{RDMA}_{\text{RMW}}^{\text{SC}}}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$ holds. We need to provide stmp' , **so'**, and $g : \langle E', \text{po}', \text{stmp}' \rangle. \text{SEvent} \rightarrow \mathcal{G}. \text{SEvent}$ respecting some conditions. From $\langle E', \text{po}' \rangle$, we simply take $\text{stmp}' = \text{stmp}_{\text{SC}}$.

Since $\mathcal{G}$ is $\{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}, \text{NLOCK}\}$ -consistent, it means $(\text{ppo} \cup \text{so})|_{\text{RDMA}_{\text{RMW}}^{\text{WAIT}} \cup \text{so}|_{\text{NLOCK}}} \subseteq \text{hb}$, hb is transitive and irreflexive, and the two restrictions of $\mathcal{G}$ are respectively $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ -consistent and NLOCK -consistent.

$\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ -consistency implies there is some well-formed $\mathbf{v}_R$, $\mathbf{v}_W$, $\mathbf{rf}$, $\mathbf{mo}$, $\mathbf{nfo}$, and $\mathbf{rao}$ such that $\mathbf{ib}$ is irreflexive, $\forall e. \text{stamp}|_{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}}(e) \in \text{stamp}_{\text{RW}}(e)$, and $\text{so}|_{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}} = \text{iso} \cup \text{rf}_e \cup \text{pfg} \cup \text{nfo} \cup \text{rb} \cup \mathbf{mo} \cup \mathbf{rao} \cup ([\mathbf{aNRW}]; \text{iso}^{-1}; \mathbf{rao}) \cup ([\text{Inst}]; \mathbf{ib})$.

I_{SC} respects locks, as every operation is implemented to contain an Acq_{NL} (first) and a Rel_{NL} operation (later) on the same lock location. As such $\langle E|_{\text{NLOCK}}, \text{po}|_{\text{NLOCK}} \rangle$ respects locks. So NLOCK -consistency implies $\text{stamp}|_{\text{NLOCK}} = \text{stamp}_{\text{NL}}$ and for each lock location l there is a total order lo_l on $\{e \mid e \in E_l \wedge m(e) = \text{Acq}_{\text{NL}}\}$ for the acquiring of location l such that:

$$\begin{aligned} \text{so}|_{\text{NLOCK}} = & \{ \langle e, \mathbf{aRF}_{\mathbf{n}(\text{loc}(e))} \rangle, \langle e, \mathbf{aNRW}_{\mathbf{n}(\text{loc}(e))} \rangle \mid m(e) = \text{Rel}_{\text{NL}} \} \\ & \bigcup_{l \in \text{Loc}} \{ \langle e_1, \mathbf{aNRW}_{\mathbf{n}(\text{loc}(e_1))} \rangle, \langle e_2, \mathbf{aMF} \rangle \mid (e_1, e_2) \in (\text{po}_l|_{\text{imm}})^{-1}; \text{lo}_l \} \end{aligned}$$

We define g to map to the first subevent of the implementation. For an event $e' \in E'$, we choose $g(e', \mathbf{aMF}) = (e, \mathbf{aMF})$ with $e = (t, \rightarrow, (\text{Acq}_{\text{NL}}, \rightarrow, \rightarrow)) \in f^{-1}(e')$ the first event of the implementation. This g clearly preserves sto (first property of local soundness), as it maps subevents to subevents using the same stamp.

Now we need to pick a suitable so' such that $g(\text{so}') \subseteq \text{hb}$ and $\langle E', \text{po}', \text{stamp}', \text{so}', \rightarrow \rangle$ is $\text{RDMA}_{\text{RMW}}^{\text{SC}}$ -consistent. I.e., we need well-formed $\mathbf{v}'_R$, $\mathbf{v}'_W$, $\mathbf{rf}'$, and $\mathbf{mo}'$ such that $g(\text{po}')$, $g(\mathbf{rf}')$, $g(\mathbf{mo}')$, and $g(\mathbf{rb}')$ are all included in hb . We immediately have $g(\text{po}') \in \text{ppo} \subseteq \text{hb}$ since $(\mathbf{aMF}, \mathbf{aMF}) \in \text{sto}$. For the other relations, we can consider each location x independently. Let us note $n = \mathbf{n}(x) = \mathbf{n}(l_x)$. All the relevant operations acquire the lock l_x , as such we can use lo_{l_x} to order them.

We define $\mathbf{mo}'_x$ and $\mathbf{rf}'_x$ as follows:

$$\begin{aligned} \mathbf{mo}'_x & \triangleq \{ (s'_1, s'_2) \mid s'_1, s'_2 \in \mathcal{G}' \cdot \mathcal{W} \wedge (g(s'_1), g(s'_2)) \in \text{lo}_{l_x} \} \\ \mathbf{rf}'_x & \triangleq \left\{ (s'_1, s'_2) \mid \begin{array}{l} s'_1 \in \mathcal{G}' \cdot \mathcal{W} \wedge s'_2 \in \mathcal{G}' \cdot \mathcal{R} \wedge (g(s'_1), g(s'_2)) \in \text{lo}_{l_x} \wedge \\ \forall s'_0. (s'_1, s'_0) \in \mathbf{mo}'_x \implies (g(s'_0), g(s'_2)) \notin \text{lo}_{l_x} \end{array} \right\} \end{aligned}$$

with the slight abuse of notation of writing $((e_1, a_1), (e_2, a_2)) \in \text{lo}_l$ to mean $(e_1, e_2) \in \text{lo}_l$. I.e., the location x is modified in the order of the acquires, and reads read from the latest previous write.

We define $\mathbf{v}'_R$ and $\mathbf{v}'_W$ from the values of $\mathbf{v}_R$ and $\mathbf{v}_W$ on the RDMA subevent (on x) of the implementation. E.g., for e' running $\text{FAA}_{\text{SC}}(x, v)$, there is an event $e = (\rightarrow, \rightarrow, (\text{RFAA}, (\rightarrow, x, v, \rightarrow), ())) \in f^{-1}(e')$ and we note $\mathbf{v}'_R((e', \mathbf{aMF})) = \mathbf{v}_R((e, \mathbf{aNRW}_n))$ and $\mathbf{v}'_W((e', \mathbf{aMF})) = \mathbf{v}_W((e, \mathbf{aNRW}_n))$.

We can easily see that $g(\mathbf{rf}')$, $g(\mathbf{mo}')$, and $g(\mathbf{rb}')$ are all included in hb by design. This comes from the fact that $(e_1, e_2) \in \text{lo}_{l_x}$ implies $((e_1, \mathbf{aMF}), (e_2, \mathbf{aMF})) \in \text{ppo}; \text{so} \subseteq \text{hb}$ (since E respects nodes and the release operation exists) and for $\mathbf{rb}'$ because lo_{l_x} is total on the acquiring of the lock l_x (Thus if $(g(s'_0), g(s'_2)) \notin \text{lo}_{l_x}$ and $s'_0 \neq s'_2$ then $(g(s'_2), g(s'_0)) \in \text{lo}_{l_x}$).

The remaining part of the proof is to show that $\mathbf{v}'_R$, $\mathbf{v}'_W$, and $\mathbf{rf}'$ are well-formed.

Firstly, let's consider v'_w . For RMW operations, the value is correct from the well-formedness of v_w . For an event e' running $\text{Write}_{\text{SC}}(x, v)$, the implementation contains $\text{Write}(p_x^t, v); \text{Put}(x, p_x^t, -)$ (let's call them e_1 and e_2), and we need to show $v'_w((e', \text{aMF})) = v$. By definition $v'_w((e', \text{aMF})) = v_w((e_2, \text{aNRW}_n)) = v_r((e_2, \text{aNLr}_n))$ and $v_w((e_1, \text{aCW})) = v$. To conclude, it is enough to show $((e_1, \text{aCW}), (e_2, \text{aNLr}_n)) \in \text{rf}$. Clearly e_1 is finished when we run e_2 (i.e., $((e_2, \text{aNLr}_n), (e_1, \text{aCW})) \in \text{rb}$ would create an **hb** cycle). It is less obvious that e_2 cannot read from a later $\text{Write}(p_x^t, v')$ (let's call it event e_3) of a later operation $\text{Write}_{\text{SC}}(x, v')$ by the same thread. This is because this later operation would need to acquire the lock l_x . By the semantics of NLOCK, this creates a synchronisation (since e_1 is also towards node n), and we have $((e_2, \text{aNLr}_n), (e_3, \text{aCW})) \in \text{ppo}; \text{so}|_{\text{NLOCK}}; \text{ppo} \subseteq \text{hb}$. As such, reading from e_3 would create an **hb** cycle and is not possible.

Secondly, for v'_r and non- Write_{SC} operations, we need to show that the value returned (i.e. by e_r running $\text{Read}(r_t)$) is the value read by the RDMA operation e running $m(r_t, x, \dots, d)$ with $m \in \{\text{Read}_{\text{SC}}, \text{CAS}_{\text{SC}}, \text{FAA}_{\text{SC}}\}$. For this, we simply show $((e, \text{aNLw}_n), (e_r, \text{aCR})) \in \text{rf}$. From the in-between Wait operation, we have $((e, \text{aNLw}_n), (e_r, \text{aCR})) \in \text{pfg}; \text{ppo} \subseteq \text{hb}$. Thus, e_r cannot ignore e (i.e. **rb** would create an **hb** cycle), and cannot read from a later operations (it would create an **ib** cycle).

Finally, we are left with checking that **rf'** is well-formed. We need to show that whenever $(s'_1, s'_2) \in \text{rf}'$, with $s'_i = (e'_i, \text{aMF})$, we have $v'_w(s'_1) = v'_r(s'_2)$. (Technically, also that $(-, s'_2) \notin \text{rf}'$ implies $v'_r(s'_2) = 0$, but this follows from a similar reasoning.) Let e_i be the RDMA operation in the implementation of e'_i , by definition we have $v'_w(s'_1) = v_w((e_1, \text{aNRW}_n))$ and $v'_r(s'_2) = v_r((e_2, a_2))$ (with $a_2 \in \{\text{aNAR}_n, \text{aNRr}_n\}$ depending on the case). Our sufficient goal is then to show that we necessarily have $((e_1, \text{aNRW}_n), (e_2, a_2)) \in \text{rf}$. By definition of **rf'**, we have $(g(s'_1), g(s'_2)) \in \text{lo}_x$ as well as $\forall s'_0 \in \mathcal{G}'\mathcal{W}$. $((s'_1, s'_0) \in \text{mo}'_x \implies (g(s'_0), g(s'_2)) \notin \text{lo}_x)$.

The first point implies $((e_1, \text{aNRW}_n), (e_2, a_2)) \in \text{ppo}; \text{so}|_{\text{NLOCK}}; \text{ppo} \subseteq \text{hb}$ by the semantics of locks. This makes $((e_2, a_2), (e_1, \text{aNRW}_n)) \in \text{rb}$ impossible (**hb** cycle), and e_2 reads from either e_1 or a later write: there exists an RDMA operation e_3 (in the implementation of some e'_3) such that $((e_3, \text{aNRW}_n), (e_2, a_2)) \in \text{rf}$ with $(e_1, \text{aNRW}_n) \xrightarrow{\text{mo}^*} (e_3, \text{aNRW}_n)$. Note that $e_2 \neq e_3$ or it would create a **rf_e**; **iso** cycle in **hb**; i.e. an event cannot read from itself. Thus we need to show $e_1 = e_3$, and by contradiction let us assume $(e_1, \text{aNRW}_n) \xrightarrow{\text{mo}} (e_3, \text{aNRW}_n)$.

We then show $(e'_1, \text{aMF}) \xrightarrow{\text{mo}'} (e'_3, \text{aMF})$. Since lo_x is a total order, we have either $(g(s'_1), g(s'_3)) \in \text{lo}_x$ or $(g(s'_3), g(s'_1)) \in \text{lo}_x$. To show the first, we assume the second by contradiction, i.e. that e'_3 acquires first. Given the implementation I_{SC} , there is a $\text{Rel}_{\text{NL}}(x)$ event e_3^r such that $g(e_3) \xrightarrow{\text{po}} e_3 \xrightarrow{\text{po}} e_3^r$. Thus from the semantics of NLOCK we have an **hb** cycle $(e_3, \text{aNRW}_n) \xrightarrow{\text{ppo}} (e_3^r, \text{aNRW}_n) \xrightarrow{\text{so}|_{\text{NLOCK}}} g(e'_1) \xrightarrow{\text{ppo}} (e_1, \text{aNRW}_n) \xrightarrow{\text{mo}} (e_3, \text{aNRW}_n)$ providing a contradiction, and we necessarily have $(e'_1, \text{aMF}) \xrightarrow{\text{mo}'} (e'_3, \text{aMF})$.

Now, from the definition of **rf'**, the fact lo_x is a total order, and that $e_3 \neq e_2$, we have $(g(s'_2), g(s'_3)) \in \text{lo}_x$. Similarly to previously, this implies $((e_2, a_2), (e_3, \text{aNRW}_n)) \in \text{ppo}; \text{ppo}; \text{so}|_{\text{NLOCK}}; \text{ppo} \subseteq \text{hb}$ by the semantics of locks (using both the **aRF_n** and

aNLW_n stamps of the release). This contradicts $((e_3, \text{aNRW}_n), (e_2, a_2)) \in \text{rf}_e \subseteq \text{hb}$. Thus $e_1 = e_3$, $((e_1, \text{aNRW}_n), (e_2, a_2)) \in \text{rf}$, and rf' is well-formed.

C Declarative Semantics of $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ à la MOWGLI

In this appendix, we first (§C.1) present the declarative semantics of $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ in a format similar to that of RDMA^{TSO} in [4], but extended with remote RMW operations similarly to the semantics of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ given in §3. It is slightly different from the one in §D, as we use the stamps and subevents system of MOWGLI.

We then (§C.2) provide a definition of the implementation of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ into $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$. Finally (§C.3), we give a proof of the soundness of this implementation, similarly to [4].

C.1 Semantics

Our definition of $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ is closer to an independent language than a library. We do not need a relation hb to represent the potential rest of the program, as a program *cannot* combine instructions from $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ and other libraries presented in this paper.

We use the following 13 methods:

$$\begin{aligned} m(\tilde{v}) ::= & \text{Write}^{\text{TSO}}(x, v) \mid \text{Read}^{\text{TSO}}(x) \mid \text{CAS}^{\text{TSO}}(x, v_1, v_2) \mid \text{Mfence}^{\text{TSO}}() \\ & \mid \text{Get}^{\text{TSO}}(x, y) \mid \text{Put}^{\text{TSO}}(x, y) \mid \text{Poll}(n) \mid \text{Rfence}^{\text{TSO}}(n) \\ & \mid \text{RCAS}^{\text{TSO}}(x, y, v_1, v_2) \mid \text{RFAA}^{\text{TSO}}(x, y, v) \\ & \mid \text{SetAdd}(x, v) \mid \text{SetRemove}(x, v) \mid \text{SetIsEmpty}(x) \end{aligned}$$

- $\text{Write}^{\text{TSO}} : \text{Loc} \times \text{Val} \rightarrow ()$
- $\text{Read}^{\text{TSO}} : \text{Loc} \rightarrow \text{Val}$
- $\text{CAS}^{\text{TSO}} : \text{Loc} \times \text{Val} \times \text{Val} \rightarrow \text{Val}$
- $\text{Mfence}^{\text{TSO}} : () \rightarrow ()$
- $\text{Get}^{\text{TSO}} : \text{Loc} \times \text{Loc} \rightarrow \text{Val}$
- $\text{Put}^{\text{TSO}} : \text{Loc} \times \text{Loc} \rightarrow \text{Val}$
- $\text{Poll} : \text{Node} \rightarrow \text{Val}$
- $\text{Rfence}^{\text{TSO}} : \text{Node} \rightarrow ()$
- $\text{RCAS}^{\text{TSO}} : \text{Loc} \times \text{Loc} \times \text{Val}^2 \rightarrow \text{Val}$
- $\text{RFAA}^{\text{TSO}} : \text{Loc} \times \text{Loc} \times \text{Val} \rightarrow \text{Val}$
- $\text{SetAdd} : \text{Loc} \times \text{Val} \rightarrow ()$
- $\text{SetRemove} : \text{Loc} \times \text{Val} \rightarrow ()$
- $\text{SetIsEmpty} : \text{Loc} \rightarrow \mathbb{B}$

This version is based on [4] extended with remote RMW. Compared to RDMA^{TSO} from [3], we slightly extend the language so that RDMA operations return an arbitrary unique identifier, and polling also returns the same identifier of the operation being polled. In addition, we also assume basic set operations SetAdd , SetRemove , and SetIsEmpty to store these new identifiers, where the locations used for sets do not overlap with locations used for other operations.

Consistency predicate. An execution of an $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ program is of the form $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so} \rangle$. Note that $\text{hb} = (\text{ppo} \cup \text{so})^+$ does not have the flexibility of containing additional external constraints.

We say that a stamping function stmp_{TSO} is valid if:

- Polls have stamp **aWT**: $\text{stamp}_{\text{TSO}}((-, -, (\text{Poll}, -, -))) = \{\mathbf{aWT}\}$.
- Auxiliary set operations have stamp **aMF**: $\text{stamp}_{\text{TSO}}((-, -, (\text{SetAdd}, -, -))) = \text{stamp}_{\text{TSO}}((-, -, (\text{SetRemove}, -, -))) = \text{stamp}_{\text{TSO}}((-, -, (\text{SetIsEmpty}, -, -))) = \{\mathbf{aMF}\}$.
- Other events follow the validity constraints of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ (cf. Section 3). E.g., events calling $\text{Write}^{\text{TSO}}$ have stamp **aCW**, while events calling Get^{TSO} towards node n have stamps **aNRW_n** and **aNLW_n**. We also define **loc** on subevents similarly to $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$.

We mark set operations with **aMF** to simplify the consistency conditions, as we do not want to explicitly integrate them in the read ($\mathcal{R}$) and write ($\mathcal{W}$) subevents.

Given $\mathcal{G} = \langle E, \text{po}, \text{stamp}_{\text{TSO}}, \text{so} \rangle$, we say that $\mathbf{v_R}$, $\mathbf{v_W}$, **rf**, **mo**, **nfo**, **pf**, and **rao** are well-formed if:

- $\mathbf{v_R}$, $\mathbf{v_W}$, **rf**, **mo**, **nfo**, and **rao** are well-formed, as in $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$;
- Let $P_n \triangleq \{(e, \mathbf{aWT}) \mid e = (-, -, (\text{Poll}, (n), -)) \in E\}$ be the set of poll (sub)events towards node n . Let $C_n \triangleq \{(e, \mathbf{aNLW}_n) \mid m(e) \in \{\text{Get}^{\text{TSO}}, \text{RCAS}^{\text{TSO}}, \text{RFAA}^{\text{TSO}}\}\} \cup \{(e, \mathbf{aNRW}_n) \mid m(e) = \text{Put}^{\text{TSO}}\}$ be the set of (final writes of) remote operations towards node n that need polling. Note that, for remote RMW operations, polling only synchronises with the **aNLW_n** part and not with the (potential) **aNRW_n** part.
Then $\mathbf{pf} \subseteq \bigcup_{n \in \text{Node}} C_n \times P_n$ is the *polls-from* relation, relating earlier NIC writes to later polls. Moreover:
 - $\mathbf{pf} \subseteq \text{po}$ (we can only poll previous operations of the same thread);
 - $\mathbf{pf}$ is functional on its domain (every NIC write can be polled at most once);
 - $\mathbf{pf}$ is total and functional on its range (every **Poll** polls from exactly one NIC write);
 - **Poll** events poll-from the oldest non-polled remote operation towards the given node:
for each node n , if $w_1, w_2 \in C_n$ and $w_1 \xrightarrow{\text{po}} w_2 \xrightarrow{\mathbf{pf}} p_2$, then there exists p_1 such that $w_1 \xrightarrow{\mathbf{pf}} p_1 \xrightarrow{\text{po}} p_2$;
 - and a **Poll** returns the unique identifier of the polled operation:
if $((-, -, (-, -, v_1)), -) \xrightarrow{\mathbf{pf}} ((-, -, (\text{Poll}, -, v_2)), \mathbf{aWT})$ then $v_1 = v_2$.

We use the derived relations **rb**, **rb_i**, **rf_e**, **rf_i**, **ippo**, and **iso** as defined for $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$. We can then define **ib** as follows:

$$\mathbf{ib} \triangleq (\mathbf{ippo} \cup \mathbf{iso} \cup \mathbf{rf} \cup \mathbf{pf} \cup \mathbf{nfo} \cup \mathbf{rb}_i \cup \{(e, \mathbf{aNRW}_n), (e, \mathbf{aNLW}_n)\})^+$$

The last new component states that, for remote RMW operations, the remote write part *starts* before the local write part. As mentioned previously, this does not imply that they finish in order, and this component is not included in **so**. Since it does not prevent any behaviour, we remove this component in the definition $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ (§3), but we keep it here as it simplifies the soundness proof (Theorem 6) and the equivalence proof with the operational semantics (Appendix D.5).

Definition 16 ($\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ -consistency). $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so} \rangle$ is $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ -consistent if:

- $(\text{ppo} \cup \text{so})^+$ is irreflexive;
- $\langle E, \text{po} \rangle$ respects nodes (as in $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$);
- stmp is valid;
- there exists well-formed $\mathbf{v}_R, \mathbf{v}_W, \mathbf{rf}, \mathbf{mo}, \mathbf{nfo}, \mathbf{pf}$, and $\mathbf{rao}$ such that $\mathbf{ib}$ is irreflexive and
 $\text{so} = \text{iso} \cup \mathbf{rf}_e \cup [\mathbf{aNLW}]; \mathbf{pf} \cup \mathbf{nfo} \cup \mathbf{rb} \cup \mathbf{mo} \cup \mathbf{rao} \cup ([\mathbf{aNRW}]; \text{iso}^{-1}; \mathbf{rao}) \cup ([\mathbf{Inst}]; \mathbf{ib});$
- identifiers for RDMA operations are unique: if $\mathbf{e}_1$ and $\mathbf{e}_2$ are both of the form $(-, -, (m, -, v))$ with $m \in \{\text{Put}^{\text{TSO}}, \text{Get}^{\text{TSO}}, \text{RCAS}^{\text{TSO}}, \text{RFAA}^{\text{TSO}}\}$ then $\mathbf{e}_1 = \mathbf{e}_2$;
- and the set operations are (per-thread) sound: if SetIsEmpty returns true , then every value added to the set was subsequently removed. I.e., if $\mathbf{e}_1 = (t, -, (\text{SetAdd}, (x, v), -))$, $\mathbf{e}_3 = (t, -, (\text{SetIsEmpty}, (x), \text{true}))$, and $\mathbf{e}_1 \xrightarrow{\text{po}} \mathbf{e}_3$, then there exists $\mathbf{e}_2 = (t, -, (\text{SetRemove}, (x, v), -))$ such that $\mathbf{e}_1 \xrightarrow{\text{po}} \mathbf{e}_2 \xrightarrow{\text{po}} \mathbf{e}_3$.

C.2 Implementation Function

In Fig. 16 we define the implementation I_W from a full program using only the $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ library into a program using only $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$. We assume threads use disjoint work identifiers $d \in \text{Wid}$, otherwise it is straightforward to rename them.

For each location x of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$, we also use a location x for $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$. For each work identifier d of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$, we use new $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ locations $\{d^1, \dots, d^N\}$ where $N \triangleq \#(\text{Node})$ is the number of nodes. Each location d^n is used as a set containing the identifiers of ongoing operations towards node n .

Most $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ operations (**Write**, **Read**, **CAS**, **Mfence**, and **Rfence**) are directly translated into their $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ counterparts. An operation $\text{Get}(x, y, d)$ towards node n is translated into a similar $\text{Get}^{\text{TSO}}(x, y)$ whose output is added to the set d^n ; We proceed similarly for other RDMA operations. Finally, a $\text{Wait}(d)$ operation needs to poll until all relevant operations are finished, i.e. the sets $\{d^1, \dots, d^N\}$ are all empty. Whenever we poll, we obtain the identifier of a finished operation, and we remove it from *all* sets where it might be held. We remove it from d^n but also from any other set d_k^n tracking a different group of operations, as otherwise a later call to $\text{Wait}(d_k)$ would hang and never return.

C.3 Soundness

We do not prove that the implementation above is locally sound as it does not apply for this case. Instead, we assume a full program using only the $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ library and compile it into $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$.

Theorem 6. Let $\tilde{\mathbf{p}}$ be a program using only the $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ library. Then we have $\text{outcome}_{\text{RDMA}_{\text{RMW}}^{\text{TSO}}}(\llbracket \tilde{\mathbf{p}} \rrbracket_{I_W}) \subseteq \text{outcome}_{\{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}\}}(\tilde{\mathbf{p}})$, where:

$$\begin{aligned} \text{outcome}_{\{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}\}}(\tilde{\mathbf{p}}) &= \{\tilde{v} \mid \exists \langle E, \text{po}, \text{stmp}, \text{so}, \mathbf{hb} \rangle \text{ } \{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}\}\text{-consistent. } \langle \tilde{v}, \langle E, \text{po} \rangle \rangle \in \llbracket \tilde{\mathbf{p}} \rrbracket\} \\ \text{outcome}_{\text{RDMA}_{\text{RMW}}^{\text{TSO}}}(\llbracket \tilde{\mathbf{p}} \rrbracket_{I_W}) &= \{\tilde{v} \mid \exists \langle E, \text{po}, \text{stmp}, \text{so} \rangle \text{ } \text{RDMA}_{\text{RMW}}^{\text{TSO}}\text{-consistent. } \langle \tilde{v}, \langle E, \text{po} \rangle \rangle \in \llbracket \llbracket \tilde{\mathbf{p}} \rrbracket_{I_W} \rrbracket\} \end{aligned}$$

For a thread t using work identifiers $\{d_1, \dots, d_K\}$:

$I_w(t, \text{Write}, (x, v)) \triangleq \text{Write}^{\text{TSO}}(x, v)$ $I_w(t, \text{Read}, (x)) \triangleq \text{Read}^{\text{TSO}}(x)$ $I_w(t, \text{CAS}, (x, v_1, v_2)) \triangleq \text{CAS}^{\text{TSO}}(x, v_1, v_2)$ $I_w(t, \text{Mfence}, ()) \triangleq \text{Mfence}^{\text{TSO}}()$ $I_w(t, \text{Rfence}, (n)) \triangleq \text{Rfence}^{\text{TSO}}(n)$	$I_w(t, \text{Wait}, (d)) \triangleq$ For n in $1, \dots, N$ do { While $(\text{SetIsEmpty}(d^n) \neq \text{true})$ do { let $v = \text{Poll}(n)$ in For k in $1, \dots, K$ do { $\text{SetRemove}(d_k^n, v)$ } } } $I_w(t, \text{Get}, (x, y, d)) \triangleq$ let $v = \text{Get}^{\text{TSO}}(x, y)$ in $\text{SetAdd}(d^{n(y)}, v)$ $I_w(t, \text{Put}, (x, y, d)) \triangleq$ let $v = \text{Put}^{\text{TSO}}(x, y)$ in $\text{SetAdd}(d^{n(x)}, v)$
$I_w(t, \text{RCAS}, (x, y, v_1, v_2, d)) \triangleq$ let $v = \text{RCAS}^{\text{TSO}}(x, y, v_1, v_2)$ in $\text{SetAdd}(d^{n(y)}, v)$	$I_w(t, \text{RFAA}, (x, y, v', d)) \triangleq$ let $v = \text{RFAA}^{\text{TSO}}(x, y, v')$ in $\text{SetAdd}(d^{n(y)}, v)$

Fig. 16: Implementation I_w of $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$ into $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$

Proof. By definition, we are given $\mathcal{G} = \langle E, \text{po}, \text{stmp}, \text{so} \rangle$ $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ -consistent (Definition 16) such that $\langle \tilde{v}, \langle E, \text{po} \rangle \rangle \in \llbracket \tilde{\text{p}} \rrbracket_{I_w}$. Among others, it means $\langle E, \text{po} \rangle$ respects nodes and there exists well-formed $\text{v}_R, \text{v}_W, \text{rf}, \text{mo}, \text{nfo}, \text{pf}$, and rao such that ib is irreflexive, stmp is valid, $\text{so} = \text{iso} \cup \text{rf}_e \cup [\cup_n \text{aNLW}_n]$; $\text{pf} \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup \text{rao} \cup ([\text{aNRW}]; \text{iso}^{-1}; \text{rao}) \cup ([\text{Inst}]; \text{ib})$, and $\text{hb} \triangleq (\text{ppo} \cup \text{so})^+$ is irreflexive.

From Lemma 1, since $\tilde{\text{p}}$ uses only $\text{RDMA}_{\text{RMW}}^{\text{WAIT}}$, there is E', po', f such that $\langle \tilde{v}, \langle E', \text{po}' \rangle \rangle \in \llbracket \tilde{\text{p}} \rrbracket$ and $\text{abs}_{I_w, \text{RDMA}_{\text{RMW}}^{\text{WAIT}}}^f(\langle E, \text{po} \rangle, \langle E', \text{po}' \rangle)$. Note that this clearly implies $\langle E, \text{po} \rangle$ also respects nodes, as the implementation I_w keeps the same locations. Our objective is to find stmp', so' , and hb' such that $\mathcal{G}' = \langle E', \text{po}', \text{stmp}', \text{so}', \text{hb}' \rangle$ is $\{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}\}$ -consistent (Definitions 2 and 8). To choose a valid function stmp' , most values are forced. For remote compare-and-swap, we make the same choice as stmp . I.e. for each RCAS we assert it succeeds iff the corresponding RCAS^{TSO} in its implementation succeeds. We will also pick $\text{hb}' \triangleq (\text{ppo}' \cup \text{so}')^+$ since there is no external constraints. Thus, we only need to carefully pick so' and show it works.

While our objective is not exactly local soundness (Definition 15), we still use a concretisation function $g : \langle E', \text{po}', \text{stmp}' \rangle. \text{SEvent} \rightarrow \mathcal{G}. \text{SEvent}$ to then define so' .

- For $\text{e}' = (t, _, (\text{Write}, (x, v), ()))$, from the definition of the implementation I_w and the abstraction f , there is some event $\text{e} = (t, _, (\text{Write}^{\text{TSO}}, (x, v), ())) \in f^{-1}(\text{e}')$. We define $g(\text{e}', \text{aCW}) = (\text{e}, \text{aCW})$. For events calling Read , CAS , Mfence , and Rfence , we proceed similarly and let g map each subevent to their counterpart in the implementation.
- For $\text{e}' = (t, _, (\text{Get}, (x, y, d), ()))$, there is some event $\text{e} = (t, _, (\text{Get}^{\text{TSO}}, (x, y), (v))) \in f^{-1}(\text{e}')$. We define $g(\text{e}', \text{aRRR}_{n(y)}) = (\text{e}, \text{aRRR}_{n(y)})$ and $g(\text{e}', \text{aNLW}_{n(y)}) = (\text{e}, \text{aNLW}_{n(y)})$. We proceed similarly for Put , RCAS , and RFAA events.

- Finally for $e' = (t, -, (\text{Wait}, (d), ()))$, there is in $f^{-1}(e')$ some last event (in po order) of the form $e = (t, -, (\text{SetIsEmpty}, (d^N), \text{true}))$ confirming the set d^N tracking operations towards the last node N is empty. We define $g(e', \text{aWT}) = (e, \text{aMF})$.

We can see that $g(\langle e', a' \rangle) = \langle e, a \rangle$ implies that $f(e) = e'$ and that a is more restrictive than a' .

Each subevent in $\mathcal{G}'\mathcal{R}$ (resp. $\mathcal{G}'\mathcal{W}$) is mapped through g to a subevent in $\mathcal{G}\mathcal{R}$ (resp. $\mathcal{G}\mathcal{W}$) using the same stamp and location. Thus it is straightforward to define $v'_R, v'_W, rf', mo', nfo'$, and rao' by relying on their counterparts in $\mathcal{G}$. E.g. $v'_R(s') \triangleq v_R(g(s'))$ and $rf' \triangleq \{(s'_1, s'_2) \mid (g(s'_1), g(s'_2)) \in rf\}$. The well-formedness of v_R, v_W, rf, mo, nfo , and rao trivially implies that of $v'_R, v'_W, rf', mo', nfo'$, and rao' . From this, we can define all the expected derived relations, including $pfg', pfp',$ and $ib' \triangleq (ippo' \cup iso' \cup rf' \cup pfg' \cup pfp' \cup nfo' \cup rb_i')^+$. We then define $so' \triangleq iso' \cup rf'_e \cup pfg' \cup nfo' \cup rb' \cup mo' \cup rao' \cup ([\text{aNRW}]; iso'^{-1}; rao') \cup ([\text{Inst}]; ib')$, and as previously mentioned $hb' \triangleq (ppo' \cup so')^+$.

To show $\{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}\}$ -consistency, we are left to prove that ib' and hb' are irreflexive. For this, it is enough to show that $g(ib') \subseteq ib$ and $g(hb') \subseteq hb \triangleq (ppo \cup so)^+$ since we know both ib and hb to be irreflexive.

For all subevent s' , $g(s')$ has a more restrictive stamp than s' (in most cases it is the same stamp, but for Wait the stamp aMF is more restrictive than aWT); this implies that $g(ppo') \subseteq ppo$. Then, by definition, it is trivial to check that $g(rf') \subseteq rf, g(mo') \subseteq mo, g(nfo') \subseteq nfo, g(ippo') \subseteq ippo, g(rf'_e) \subseteq rf_e, g(iso') \subseteq iso, g(rb'_i) \subseteq rb_i$, and $g(rb'_i) \subseteq rb_i$.

To finish the proof, we need the following crucial pieces: $g(pfp') \subseteq ib, g(pfg') \subseteq ib$, and $g(pfg') \subseteq hb$. In fact, it is enough to show that $g(pfp') \subseteq ib^?; pf; ppo^+$ and $g(pfg') \subseteq pf; ppo^+$. This is because $pf; ppo^+ \subseteq ib, [\text{aNLW}]; pf; ppo^+ \subseteq hb$, and the domain of $g(pfg')$ is included in $\cup_n \mathcal{G}.\text{aNLW}_n$ by definition.

Let us start with pfg' , assuming $((e'_1, \text{aNLW}_n), (e'_2, \text{aWT})) \in pfg'$. By definition they are of the form $e'_1 = (t, -, (m, (\dots, d), ()))$ and $e'_2 = (t, -, (\text{Wait}, (d), ()))$, for some t, d , and $m(e'_1) \in \{\text{Get}, \text{RCAS}, \text{RFAA}\}$, with $(e'_1, e'_2) \in po'$ and n the remote node of this operation. By definition of the implementation and the abstraction, $f^{-1}(e'_1)$ contains two events $e_1 = (t, -, (m, (\dots, (v))))$ with a similar method $m \in \{\text{Get}^{\text{TSO}}, \text{RCAS}^{\text{TSO}}, \text{RFAA}^{\text{TSO}}\}$ and $e_a = (t, -, (\text{SetAdd}, (d^n, v), ()))$, with $e_1 \xrightarrow{po} e_a$. Meanwhile $f^{-1}(e'_2)$ contains a last event $e_2 = (t, -, (\text{SetIsEmpty}, (d^N), \text{true}))$ and an earlier event $e_3 = (t, -, (\text{SetIsEmpty}, (d^n), \text{true}))$, with $e_3 \xrightarrow{po^*} e_2$, confirming operations towards n are done (if $n = N$ then $e_2 = e_3$).

Since $f(e_a) = e'_1 \xrightarrow{po'} e'_2 = f(e_3)$ and f is an abstraction, we have $e_a \xrightarrow{po} e_3$, i.e. the value v is added to d^n before the moment d^n is confirmed empty. By consistency (Definition 16), there is an in-between event $e_4 = (t, -, (\text{SetRemove}, (d^n, v), ()))$ that removes this value, with $e_a \xrightarrow{po} e_4 \xrightarrow{po} e_3$. From the definition of the implementation, such an event e_4 is immediately preceded (with maybe other SetRemove in-between) by an event $e_p = (t, -, (\text{Poll}, (n), (v)))$. Now we argue that we necessarily have $((e_1, \text{aNLW}_n), (e_p, \text{aWT})) \in pf$. From the well-formedness of pf , we know that (e_p, aWT) has a preimage (pf is total and functional on its

range) and that this preimage outputs the value v . By consistency (Definition 16), e_1 , with $m(e_1) \in \{\text{Get}^{\text{TSO}}, \text{RCAS}^{\text{TSO}}, \text{RFAA}^{\text{TSO}}\}$, is the only RDMA operation with output v . Thus (e_1, aNLW_n) is the preimage of (e_p, aWT) by pf .

Finally we have $g(e'_1, \text{aNLW}_n) = (e_1, \text{aNLW}_n) \xrightarrow{\text{pf}} (e_p, \text{aWT}) \xrightarrow{\text{ppo}} (e_4, \text{aMF}) \xrightarrow{\text{ppo}} (e_3, \text{aMF}) \xrightarrow{\text{ppo}^+} (e_2, \text{aMF}) = g(e'_2, \text{aWT})$, which shows $g(\text{pfg}') \subseteq \text{pf}; \text{ppo}^+$.

For pfp' we have two cases. First, for a Put operation e'_1 , having $((e'_1, \text{aNRW}_n), (e'_2, \text{aWT})) \in \text{pfp}'$ similarly implies $g(e'_1, \text{aNRW}_n) \xrightarrow{\text{pf}; \text{ppo}^+} g(e'_2, \text{aWT})$ for the same reasons. Second, for a successful remote RMW operation e'_1 , having $((e'_1, \text{aNRW}_n), (e'_2, \text{aWT})) \in \text{pfp}'$, with $g(e'_1, \text{aNRW}_n) = (e_1, \text{aNRW}_n)$ instead implies $(e_1, \text{aNLW}_n) \xrightarrow{\text{pf}; \text{ppo}^+} g(e'_2, \text{aWT})$ for the same reasons. This is because the semantics of polls synchronises with the *local write* part of the operation, not with the remote write part. However, we do have $g(e'_1, \text{aNRW}_n) \xrightarrow{\text{ib}} (e_1, \text{aNLW}_n)$ from the last component of ib , and thus $g(\text{pfg}') \subseteq \text{ib}^?; \text{pf}; \text{ppo}^+$.

Thus ib' and hb' are irreflexive, and $\mathcal{G}'$ is $\{\text{RDMA}_{\text{RMW}}^{\text{WAIT}}\}$ -consistent.

D The $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ Memory Model

In this section, we present an operational (§D.1) and declarative model (§D.2) for $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ in the format of RDMA^{TSO} as defined in [3], as well as an extension of their equivalence proof (§D.3 onwards).

The declarative format used in §D.2 (based on [3]) is slightly different from the one of C.1 (based on [4]), but they represent the same semantics.

D.1 Operational Semantics

Nodes and Threads. We write $\text{Node} = \{1..N\}$ for the set of node identifiers, and Tid for the set of thread identifiers. We write n (resp. t) to range over nodes (resp. threads), and given some node n we write $\bar{n}$ to range over the set of all other nodes $\text{Node} \setminus \{n\}$. Each thread runs on a particular node, so we write $n(t)$ for the node the thread belongs to.

Note that the semantics of [3] assumes that the remote node $\bar{n}$ of an operation is different from the local node n (i.e. they ignore loopback). As we extend their operational model, we keep their notations. However, as shown in [4], loopbacks are possible and follow exactly the same semantics.

Memory. Although all nodes can directly access all memory locations, whether an operation is towards local or remote memory is pivotal to our semantics, so we are always careful to note the node to which a memory location belongs. We write Loc_n for the set of locations local to node n , and $\text{Loc} = \biguplus_n \text{Loc}_n$ for the set of all locations. We use $\text{Loc}_{\bar{n}} = \text{Loc} \setminus \text{Loc}_n$ and write x^n, y^n, z^n for values in Loc_n , respectively $x^{\bar{n}}, y^{\bar{n}}, z^{\bar{n}}$ for $\text{Loc}_{\bar{n}}$. When the node in question is sufficiently clear, we elide the superscript and instead simply write x or $\bar{x}$ for local or remote locations respectively.

Values and Expressions. The language of expressions is standard and elided. We write $v \in \text{Val}$ for values, with $\mathbb{N} \subseteq \text{Val}$, and $e \in \text{Exp}$ for expressions. We write $\text{elocs}(e)$ for the set of memory locations referenced in e , $e[v/x]$ for the expression obtained by substituting all references to location x in e with value v , and $\llbracket e \rrbracket$ for the evaluation of e given it is *closed*, that is, $\text{elocs}(e) = \emptyset$. We use e^n for expressions where $\text{elocs}(e^n) \subseteq \text{Loc}_n$.

Commands and Programs. Commands are described by the C^n grammar below. CPU operations (CComm) are assignment, assumption of the value of a location, memory fence, compare-and-swap, and poll, which awaits the earliest completion notification of a remote operations towards $\bar{n}$.

RDMA operations (RComm) are either a ‘get’ of the form $x := \bar{y}$ which reads a remote location $\bar{y}$ and writes its value to local location x , a ‘put’ ($\bar{y} := x$) which does the reverse, ‘remote-CAS’ (resp. ‘remote-FAA’) which executes a *remote* compare-and-swap (resp. fetch-and-add), and ‘remote fence’ which ensures all prior RDMA operations towards $\bar{n}$ complete before any later RDMA operations towards $\bar{n}$ execute. We note rRMW to cover both kind of remote read-modify-write operations, i.e. RCAS and RFAA.

Primitive operations (PComm) are CPU or RDMA operations, and commands (Comm) are the no-op, primitive operations, sequential composition (executes the first command, then the second), non-deterministic choice (executes one command or the other), and non-deterministic loop (executes the command some finite, possibly zero number of times).

A program P consists of a map from threads to commands, such that each $t \in \text{Tid}$ is mapped to a command on $n(t)$.

$$\begin{aligned} \text{Comm} \ni C^n &::= \text{skip} \mid c^n \mid C_1^n; C_2^n \mid C_1^n + C_2^n \mid C^{n*} & \text{PComm} \ni c^n &::= \text{cc}^n \mid \text{rc}^n \\ \text{CComm} \ni \text{cc}^n &::= x := e^n \mid \text{assume}(x = v) \mid \text{assume}(x \neq v) \mid \text{mfence} \mid x := \text{CAS}(y, e_1, e_2) \mid \text{poll}(\bar{n}) \\ \text{RComm} \ni \text{rc}^n &::= x := \bar{y} \mid \bar{y} := x \mid x := \text{RCAS}(\bar{y}, e_1, e_2) \mid x := \text{RFAA}(\bar{y}, e) \mid \text{rfence}(\bar{n}) \end{aligned}$$

Store Buffers. To permit the weak behaviours of TSO (i.e. write-read reordering), we assign each thread a *store buffer* $B(t)$, which is a FIFO queue containing pending writes to memory by that thread. When a thread performs a CPU read, it reads the most recent entry for that location in its store buffer, if there is one, instead of the value in memory. The write at the head of the queue may be flushed to memory at any time, and **mfence** and **CAS** wait until the store buffer is empty before executing.

Queue Pairs. We follow the *simplified* operational model described in [3], and therefore consider a queue-pair structure comprising three FIFO queues: **pipe**, which contains pending or in-progress RDMA operations; **wb_R**, the remote write buffer, which contains pending writes to the memory of the remote node; and **wb_L**, the local write buffer, which contains pending writes to the memory of the local node. The structure is shown in Fig. 17. Notice that under this simplified model, the transition between local and remote node in **pipe** is continuous – we do not explicitly model the transition between local (yellow) and remote (pink) sides.




Fig. 17: Simple queue-pair structure.

Remote Atomics. To model the behaviour of RDMA atomic operations, we assign each node a *remote atomic lock* $A(n)$, which is a boolean indicating whether an RDMA atomic is currently in progress *towards* that node.

Transitions of the Operational Semantics. We describe the rules governing the transitions between states, which comprise a program P , global memory M , store buffers B , queue pairs QP and remote atomic locks A .

Transitions take the form shown on the right, which should be read as: if ϕ is true, then it is allowed for the system to transition from the state described by $P \dots QP$ to the state described by $P' \dots QP'$.

$$\frac{\phi}{P, M, B, A, QP \Rightarrow P', M', B', A', QP'}$$

In practice, however, writing each transition rule in such a way would be verbose and hard to understand, as most transitions do not affect every part of the state. We can separate *program transitions* concerning P from *hardware transitions* concerning M, B, A, QP . In order to synchronise the two where necessary, we assign labels to certain transitions and require that a labelled program transition only occur if it is matched by a hardware transition with the same label (or vice-versa). Labels are of the form $t : l$ where t is the thread executing at that step and $l \in \text{Lab}$ is the label of the operation. *Silent transition*, which affect only the program (resp. only hardware) are written with the empty label, ϵ , and may be taken independently.

Fig. 18 shows the top-level rules of the operational semantics which govern this separation. We can henceforth consider the program and hardware transitions separately.

Program Transitions. Fig. 19 shows the program and command transitions (middle), labels (above) and expression rewriting rules (below). The transitions for non-remote commands are familiar from TSO. Notice that the transitions for get and put simply transition to **skip** with the relevant label; we know that this means there will be some relevant transition in the hardware. The transition to **skip** allows the program to continue executing, which we expect, as remote operations are handled asynchronously by the NIC.

This is similarly the case for the rules for remote-CAS and remote-FAA. The expressions involved are required to be closed, similarly to the rules for local write and CAS; the expressions must be evaluated before the transition.

$$\begin{array}{c}
\frac{P \xrightarrow{t:\varepsilon} P'}{P, M, B, A, QP \Rightarrow P', M, B, A, QP} \quad \frac{M, B, A, QP \xrightarrow{t:\varepsilon} M', B', A', QP'}{P, M, B, A, QP \Rightarrow P, M', B', A', QP'} \\
\\
\frac{P \xrightarrow{t:l} P' \quad M, B, A, QP \xrightarrow{t:l} M', B', A', QP'}{P, M, B, A, QP \Rightarrow P', M', B', A', QP'}
\end{array}$$

Fig. 18: RDMA^{TSO} operational semantics with the program and hardware transitions given in Fig. 19 and Fig. 20

It only makes sense to use a value, not an expression, in the label, since the corresponding hardware transition will only be concerned with values.

Hardware Domains. The upper section of Fig. 20 shows the hardware domains – that is, the states we are interested in *other* than the program. We have already described memory, store buffers, remote atomic locks and queue pairs, but note that the structures B , A , and QP are specifically maps from threads, nodes, and both, respectively, to the particular structures.

A remote atomic lock is a boolean, $\perp$ (available) or $\top$ (unavailable). A store buffer is a sequence of CPU writes and RDMA operations. A queue pair is a tuple of three sequences **pipe**, **wb_R**, and **wb_L**, where **pipe** may contain any of the operations described below except for a confirmation notification, **wb_R** may contain NIC remote writes and NIC remote atomic writes, and **wb_L** may contain NIC local writes and confirmation notifications.

- $y^{\bar{n}} := x^n$ denotes a put operation where the value of local memory location x is yet to be read (NIC local read);
- $y^{\bar{n}} := v$ denotes a NIC remote write of value v to remote location y , which occurs as the latter part of a put;
- **ack_p** denotes the acknowledgement message returned by a put;
- $x^n := y^{\bar{n}}$ denotes a get operation where the value of the remote location y is yet to be read (pending NIC remote read)
- $x^n := v$ denotes a NIC local write of value v to local location x , which occurs as the latter part of a get or rRMW;
- **RCAS**($z^n, x^{\bar{n}}, v, v'$) denotes a remote CAS towards remote location x , with expected value v , update value v' , and returning to local location z ;
- **RFAA**($z^n, x^{\bar{n}}, v$) similarly denotes a remote FAA towards x and returning to z , with increment value v ;
- $y^{\bar{n}} :=_A v$ denotes a NIC remote write specifically in the case of an rRMW – it is necessary for this to be disambiguated from the NIC remote write of a put, as we will see later;
- **rfence**($\bar{n}$) denotes a remote fence towards node $\bar{n}$;
- **cn** denotes a confirmation of a successful NIC remote write.

Hardware Transitions. All remote commands enter the queue-pair pipe via the thread’s store buffer. When the program takes a transition step labelled with

Program transitions: $\text{Prog} \xrightarrow{\text{Tid}:\text{Lab}\uplus\{\varepsilon\}} \text{Prog}$	Command transitions:
$\text{Comm} \xrightarrow{\text{Lab}\uplus\{\varepsilon\}} \text{Comm}$	
$\text{Lab} \triangleq \bigcup_n \text{Lab}_n \quad l \in \text{Lab}_n \triangleq \left\{ \begin{array}{l} \text{1W}(x^n, v), \text{1R}(x^n, v), \text{CASS}(x^n, v_1, v_2), \text{CASF}(x^n, v), \\ \text{F}, \text{P}(\bar{n}), \text{Get}(x^n, \bar{y}), \text{Put}(\bar{y}, x^n), \text{rF}(\bar{n}), \\ \text{RCAS}(y, x^n, v_1, v_2), \text{RFAA}(y, x^n, v) \end{array} \middle \begin{array}{l} x, y \in \text{Loc}, \\ v, v_1, v_2 \in \text{Val} \end{array} \right\}$	
$\frac{C_1 \xrightarrow{l} C'_1}{C_1; C_2 \xrightarrow{l} C'_1; C_2} \quad \frac{}{\text{skip}; C \xrightarrow{\varepsilon} C} \quad \frac{i \in \{1, 2\}}{C_1 + C_2 \xrightarrow{\varepsilon} C_i} \quad \frac{}{C^* \xrightarrow{\varepsilon} \text{skip}}$	
$\frac{}{C^* \xrightarrow{\varepsilon} C; C^*} \quad \frac{C \rightsquigarrow C'}{C \xrightarrow{\varepsilon} C'} \quad \frac{\text{elocs}(e) = \emptyset}{x := e \xrightarrow{\text{1W}(x, \llbracket e \rrbracket)} \text{skip}}$	
$\frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset \quad v \neq \llbracket e_{\text{old}} \rrbracket}{z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \xrightarrow{\text{CASF}(x, v)} z := v}$	
$\frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset}{z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \xrightarrow{\text{CASS}(x, \llbracket e_{\text{old}} \rrbracket, \llbracket e_{\text{new}} \rrbracket)} z := \llbracket e_{\text{old}} \rrbracket} \quad \frac{}{\text{mfence} \xrightarrow{\text{F}} \text{skip}}$	
$\frac{}{x := \bar{y} \xrightarrow{\text{Get}(x, \bar{y})} \text{skip}} \quad \frac{}{\bar{y} := x \xrightarrow{\text{Put}(\bar{y}, x)} \text{skip}}$	
$\frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset \quad v = \llbracket e_{\text{old}} \rrbracket \quad v' = \llbracket e_{\text{new}} \rrbracket}{z := \text{RCAS}(\bar{x}, e_{\text{old}}, e_{\text{new}}) \xrightarrow{\text{RCAS}(z, \bar{x}, v, v')} \text{skip}}$	
$\frac{\text{elocs}(e) = \emptyset \quad v = \llbracket e \rrbracket}{z := \text{RFAA}(\bar{x}, e) \xrightarrow{\text{RFAA}(z, \bar{x}, v)} \text{skip}} \quad \frac{}{\text{rfence}(\bar{n}) \xrightarrow{\text{rF}(\bar{n})} \text{skip}} \quad \frac{}{\text{poll}(\bar{n}) \xrightarrow{\text{P}(\bar{n})} \text{skip}}$	
$\frac{}{\text{assume}(x = v) \xrightarrow{\text{1R}(x, v)} \text{skip}} \quad \frac{v \neq v'}{\text{assume}(x \neq v') \xrightarrow{\text{1R}(x, v)} \text{skip}} \quad \frac{\text{P}(t) \xrightarrow{l} C}{\text{P} \xrightarrow{t:l} \text{P}[t \mapsto C]}$	
$x := e \rightsquigarrow \text{assume}(y = v); x := e[v/y] \quad \text{for } y \in \text{elocs}(e), v \in \text{Val}$	
$z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \rightsquigarrow \text{assume}(y = v); z := \text{CAS}(x, e_{\text{old}}[v/y], e_{\text{new}}) \quad \text{for } y \in \text{elocs}(e_{\text{old}}), v \in \text{Val}$	
$z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \rightsquigarrow \text{assume}(y = v); z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}[v/y]) \quad \text{for } y \in \text{elocs}(e_{\text{new}}), v \in \text{Val}$	
$z := \text{RCAS}(\bar{x}, e_{\text{old}}, e_{\text{new}}) \rightsquigarrow \text{assume}(y = v); z := \text{RCAS}(\bar{x}, e_{\text{old}}[v/y], e_{\text{new}}) \quad \text{for } y \in \text{elocs}(e_{\text{old}}), v \in \text{Val}$	
$z := \text{RCAS}(\bar{x}, e_{\text{old}}, e_{\text{new}}) \rightsquigarrow \text{assume}(y = v); z := \text{RCAS}(\bar{x}, e_{\text{old}}, e_{\text{new}}[v/y]) \quad \text{for } y \in \text{elocs}(e_{\text{new}}), v \in \text{Val}$	
$z := \text{RFAA}(\bar{x}, e) \rightsquigarrow \text{assume}(y = v); z := \text{RFAA}(\bar{x}, e[v/y]) \quad \text{for } y \in \text{elocs}(e), v \in \text{Val}$	

Fig. 19: The RDMA^{TSO} program and command transitions

a remote CAS or FAA, the hardware takes a transition with a matching label, which adds that operation to the store buffer. The seventh transition rule allows remote commands at the head of the store buffer to enter the pipe of a queue pair, determined by their target node.

So far, we have seen that when an rRMW appears in the program, we can expect there to be a hardware transition which adds it to the store buffer, and later another hardware transition which removes it from the head of the store buffer and adds it to the suitable queue pair.

The final hardware transition introduces the queue-pair transitions, indicated by $\rightarrow_{\text{sqp}}$ ⁴. When a particular queue pair takes a transition step, involving memory and the global remote atomic lock, the hardware takes a suitable corresponding transition. The queue-pair transitions merely involve a particular subset of the hardware states, so the relationship is straightforward. This separation is purely made for clarity and simplification of the queue-pair transition rules.

Queue-Pair Transitions. From Fig. 17, recall that remote operations enter the main **pipe** of the queue pair, then are suitably processed until they exit the pipe, possibly adding a write to **wb_L** or **wb_R** (or both). Note that the pipe grows to the left, so throughout, α contains operations which are later in the program, while β contains earlier operations which have not yet completed.

The rules for remote fence, put, and get share a simple structure, where the premise for a transition either requires the operation to be at the head of the pipe **sqp.pipe** = $\alpha \cdot (\text{operation})$, or allows it to be in the middle of the pipe **sqp.pipe** = $\alpha \cdot (\text{operation}) \cdot \beta$, with some stipulation as to the operations allowed in β . In the prior case, the operation never executes before another, earlier operation; in the latter, it can execute before any operation in β which was issued before it. There may also be some requirement that buffers **wb_L** or **wb_R** contain no writes, due to PCIe guarantees: **wb_L** $\in \{\text{cn}\}^*$ (**wb_L** contains only confirmation notifications) or **wb_R** = ϵ (there are no operations in **wb_R**). Consider, for example, the first step of a put, which is a NIC local read described by rule 2. The value of location x is read from memory, so long as **wb_L** has no pending writes and there are no other NIC local reads earlier in the pipe.

We can then describe the rules for rfence, put, and get at a high level:

Remote fence (rule 1) An rfence may be removed from the pipe once it reaches the head (there are no earlier operations remaining to be processed). In combination with the fact that no other transition rule allows a step to be taken when there is an rfence later in the pipe, this enforces the behaviour that all remote operations prior to an rfence complete before it, and all later ones after it.

Put (rules 2-5) Rule 2: a NIC local read is performed, replacing the location x with its value in memory. Rule 3: the NIC remote write is sent to **wb_R**, and an acknowledgement created in the pipe. Rule 4: the remote write is

⁴ SQP stands for simplified queue pair. We only considered the simplified three-buffer queue pair, so this disambiguation is technically unnecessary, but we maintain the notation for consistency with [3]

$$\begin{aligned}
M &\in \text{Mem} \triangleq \text{Loc} \rightarrow \text{Val} & B &\in \text{SBMap} \triangleq \lambda t \in \text{Tid}. \text{SBuf}_{n(t)} \\
A &\in \text{RAMap} \triangleq \lambda n. \{\perp, \top\} & QP &\in \text{SQPMap} \triangleq \lambda t. (\lambda n(t). \text{SQPair}_{\bar{n}}) \\
b &\in \text{SBuf}_n \triangleq \{x^n := v, y^{\bar{n}} := x^n, x^n := y^{\bar{n}}, \text{RCAS}(z^n, x^{\bar{n}}, v, v'), \text{RFAA}(z^n, x^{\bar{n}}, v), \text{rfence}(\bar{n})\}^* \\
& \text{sqp} \in \text{SQPair}_{\bar{n}} \triangleq \text{Pipe}_{\bar{n}} \times \text{WBR}_{\bar{n}} \times \text{WBL}_{\bar{n}} \\
\text{wb}_L &\in \text{WBL}_{\bar{n}} \triangleq \{\text{cn}, x^n := v\}^* & \text{wb}_R &\in \text{WBR}_{\bar{n}} \triangleq \{y^{\bar{n}} := v, y^{\bar{n}} :=_A v\}^* \\
\text{pipe} &\in \text{Pipe}_{\bar{n}} \triangleq \left\{ \begin{array}{l} y^{\bar{n}} := x^n, y^{\bar{n}} := v, y^{\bar{n}} :=_A v, \text{ack}_p, x^n := y^{\bar{n}}, x^n := v, \\ \text{RCAS}(z^n, x^{\bar{n}}, v, v'), \text{RFAA}(z^n, x^{\bar{n}}, v), \text{rfence}(\bar{n}) \end{array} \right\}^*
\end{aligned}$$

$$\begin{aligned}
& \frac{B' = B[t \mapsto (x := v) \cdot B(t)]}{M, B, A, QP \xrightarrow{t:\text{LW}(x,v)} M, B', A, QP} & \frac{(M \triangleleft B(t))(x) = v}{M, B, A, QP \xrightarrow{t:\text{LR}(x,v)} M, B, A, QP} \\
& \frac{B(t) = \varepsilon \quad M(x) = v_1}{M, B, A, QP \xrightarrow{t:\text{CASS}(x, v_1, v_2)} M[x \mapsto v_2], B, A, QP} & \frac{B(t) = \varepsilon \quad M(x) = v}{M, B, A, QP \xrightarrow{t:\text{CASF}(x, v)} M, B, A, QP} \\
& \frac{B(t) = \varepsilon}{M, B, A, QP \xrightarrow{t:\text{F}} M, B, A, QP} & \frac{B(t) = b \cdot (x := v)}{M, B, A, QP \xrightarrow{t:\varepsilon} M[x \mapsto v], B[t \mapsto b], A, QP} \\
& \frac{B(t) = b \cdot \text{rc}^n \quad \text{rc}^n \in \left\{ x := y^{\bar{n}}, y^{\bar{n}} := x, \text{RCAS}(z, \bar{x}, v, v'), \text{RFAA}(z, \bar{x}, v), \text{rfence}(\bar{n}) \right\} \quad \text{QP}(t)(\bar{n}) = \text{sqp} \quad \text{sqp}' = \text{sqp}[\text{pipe} \mapsto \text{rc}^n \cdot \text{sqp.pipe}]}{M, B, A, QP \xrightarrow{t:\varepsilon} M, B[t \mapsto b], A, QP[t \mapsto \text{QP}(t)[\bar{n} \mapsto \text{sqp}']]} \\
& \frac{B' = B[t \mapsto (x := \bar{y}) \cdot B(t)]}{M, B, A, QP \xrightarrow{t:\text{Get}(x, \bar{y})} M, B', A, QP} & \frac{B' = B[t \mapsto (\bar{y} := x) \cdot B(t)]}{M, B, A, QP \xrightarrow{t:\text{Put}(\bar{y}, x)} M, B', A, QP} \\
& \frac{B' = B[t \mapsto \text{RCAS}(z, \bar{x}, v, v') \cdot B(t)]}{M, B, A, QP \xrightarrow{t:\text{RCAS}(z, \bar{x}, v, v')} M, B', A, QP} & \frac{B' = B[t \mapsto \text{RFAA}(z, \bar{x}, v) \cdot B(t)]}{M, B, A, QP \xrightarrow{t:\text{RFAA}(z, \bar{x}, v)} M, B', A, QP} \\
& \frac{B' = B[t \mapsto (\text{rfence}(\bar{n})) \cdot B(t)]}{M, B, A, QP \xrightarrow{t:\text{rF}(\bar{n})} M, B', A, QP} \\
& \frac{\text{QP}(t)(\bar{n}) = \text{sqp} \quad \text{sqp}. \text{wb}_L = \alpha \cdot \text{cn} \quad \text{sqp}' = \text{sqp}[\text{wb}_L \mapsto \alpha]}{M, B, A, QP \xrightarrow{t:\text{P}(\bar{n})} M, B, A, QP[t \mapsto \text{QP}(t)[\bar{n} \mapsto \text{sqp}']]} \\
& \frac{M, A, \text{QP}(t)(\bar{n}) \rightarrow_{\text{sqp}} M', A', \text{sqp} \quad (\text{Fig. 21})}{M, B, A, QP \xrightarrow{t:\xi} M', B, A', \text{QP}[t \mapsto \text{QP}(t)[\bar{n} \mapsto \text{sqp}]]}
\end{aligned}$$

with $(M \triangleleft \alpha)(x) \triangleq \begin{cases} v & \text{if } \alpha = \beta \cdot (x := v) \cdot - \wedge \forall v'. x := v' \notin \beta \\ M(x) & \text{if } \forall v. x := v \notin \alpha \end{cases}$

Fig. 20: RDMA^{TSO} simplified hardware domains (above) and hardware transitions (below)

$$\begin{array}{c}
\frac{\text{sqp.pipe} = \alpha \cdot (\text{rfence}(\bar{n}))}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M, A, \text{sqp}[\text{pipe} \mapsto \alpha]} \\
\\
\frac{\text{sqp.pipe} = \alpha \cdot (\bar{y} := x) \cdot \beta \quad \text{wb}_L \in \{\text{cn}\}^* \quad \beta \in \{y' := v', y' :=_A v', \bar{y}' := v', x' := \bar{y}', \text{RCAS}(z, \bar{x}, v, v'), \text{RFAA}(z, \bar{x}, v), \text{ack}_p\}^*}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M, A, \text{sqp}[\text{pipe} \mapsto \alpha \cdot (\bar{y} := M(x)) \cdot \beta]} \\
\\
\frac{\text{sqp.pipe} = \alpha \cdot (\bar{y} := v) \cdot \beta \quad \beta \in \{x' := \bar{y}', x' := v', \text{ack}_p\}^* \quad \text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha \cdot \text{ack}_p \cdot \beta][\text{wb}_R \mapsto (\bar{y} := v) \cdot \text{sqp.wb}_R]}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M, A, \text{sqp}'} \\
\\
\frac{\text{sqp.wb}_R = \alpha \cdot (\bar{y} := v) \quad \text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha][\text{wb}_L \mapsto \text{cn} \cdot \text{sqp.wb}_L]}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M[\bar{y} \mapsto v], A, \text{sqp}[\text{wb}_R \mapsto \alpha]} \quad \frac{\text{sqp.pipe} = \alpha \cdot \text{ack}_p \quad \text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha][\text{wb}_L \mapsto \text{cn} \cdot \text{sqp.wb}_L]}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M, A, \text{sqp}'} \\
\\
\frac{\text{sqp.pipe} = \alpha \cdot (x := \bar{y}) \cdot \beta \quad \beta \in \{x' := \bar{y}', x' := v', \text{ack}_p\}^* \quad \text{sqp.wb}_R = \epsilon \quad \text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha \cdot (x := M(\bar{y})) \cdot \beta]}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M, A, \text{sqp}'} \\
\\
\frac{\text{sqp.pipe} = \alpha \cdot (x := v) \quad \text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha][\text{wb}_L \mapsto \text{cn} \cdot (x := v) \cdot \text{sqp.wb}_L]}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M, A, \text{sqp}'} \\
\\
\frac{\text{sqp.wb}_L = \alpha \cdot (x := v) \cdot \beta \quad \beta \in \{\text{cn}\}^* \quad \text{sqp}' = \text{sqp}[\text{wb}_L \mapsto \alpha \cdot \beta]}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M[x \mapsto v], A, \text{sqp}'} \\
\\
\frac{\text{sqp.pipe} = \alpha \cdot \text{RCAS}(z, \bar{x}, v, v') \cdot \beta \quad \text{sqp.wb}_R = \epsilon \quad A(n(\bar{x})) = \perp \quad M(\bar{x}) \neq v \quad \beta \in \{x' := \bar{y}', x' := v', \text{ack}_p\}^* \quad \text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha \cdot (z := M(\bar{x})) \cdot \beta]}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M, A, \text{sqp}'} \\
\\
\frac{\text{sqp.pipe} = \alpha \cdot \text{RCAS}(z, \bar{x}, v, v') \cdot \beta \quad \text{sqp.wb}_R = \epsilon \quad M(\bar{x}) = v \quad \beta \in \{x' := \bar{y}', x' := v', \text{ack}_p\}^* \quad A(n(\bar{x})) = \perp \quad A' = A[n(\bar{x}) \mapsto \top]}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M, A', \text{sqp}[\text{pipe} \mapsto \alpha \cdot (z := v) \cdot (\bar{x} :=_A v') \cdot \beta]} \\
\\
\frac{\text{sqp.pipe} = \alpha \cdot \text{RFAA}(z, \bar{x}, v) \cdot \beta \quad \text{sqp.wb}_R = \epsilon \quad M(\bar{x}) + v = v' \quad \beta \in \{x' := \bar{y}', x' := v', \text{ack}_p\}^* \quad A(n(\bar{x})) = \perp \quad A' = A[n(\bar{x}) \mapsto \top]}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M, A', \text{sqp}[\text{pipe} \mapsto \alpha \cdot (z := v) \cdot (\bar{x} :=_A v') \cdot \beta]} \\
\\
\frac{\text{sqp.pipe} = \alpha \cdot (\bar{x} :=_A v) \cdot \beta \quad \text{wb}_R' = (\bar{x} :=_A v) \cdot \text{sqp.wb}_R \quad \beta \in \{x' := \bar{y}', x' := v', \text{ack}_p\}^* \quad \text{sqp}' = \text{sqp}[\text{pipe} \mapsto \alpha \cdot \beta][\text{wb}_R \mapsto \text{wb}_R']}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M, A, \text{sqp}'} \quad \frac{\text{sqp.wb}_R = \alpha \cdot (\bar{x} :=_A v) \quad A' = A[n(\bar{x}) \mapsto \perp] \quad \text{sqp}' = \text{sqp}[\text{wb}_R \mapsto \alpha]}{M, A, \text{sqp} \rightarrow_{\text{sqp}} M[\bar{x} \mapsto v], A', \text{sqp}'}
\end{array}$$

Fig. 21: Queue-pair transitions of the simplified RDMA^{TSO} operational semantics

committed to memory once it reaches the head of the queue. Rule 5: the acknowledgement in the pipe is converted to a confirmation notification in $\mathbf{wb}_L$, so that it can be polled.

Get (rules 6-8) Rule 6: a NIC remote read replaces the location $\bar{y}$ with its value in memory. Rule 7: the NIC local write is sent to $\mathbf{wb}_L$, with a confirmation notification for the purpose of polling. Rule 8: the local write is committed to memory once there are no pending earlier writes in the queue.

Now, consider the rules for rRMWs. These rules are more complicated due to the need to check and update the remote atomic lock for the target node, which we see as $A(n(\bar{x})) = \perp$ (the remote atomic lock for the target node is available), and $A' = A[n(\bar{x}) \mapsto \top]$ (update the remote atomic lock for the target node to indicate it is busy). We also have distinct rules for success and failure of RCAS, depending on whether the remote memory location holds the expected value ($M(\bar{x}) = v$ or $M(\bar{x}) \neq v$).

The rules can then be interpreted as follows:

- (Rule 9)** A failed RCAS read – the remote memory location does not hold the expected value. This read can only occur when the remote atomic lock is available, otherwise it would violate the atomicity guarantee. The value of $\bar{x}$ is read, and a NIC local write is added to the pipe to return that value to z . This is then handled by the same rules as for a get. The remote atomic lock is not obtained, since the remote location will not be written to.
- (Rule 10)** A successful RCAS read – the remote location contains the expected value. Once again, this requires that the remote atomic lock be available, and it is also obtained to ensure atomicity until the remote location is written to. A NIC local write is added to the pipe (similarly to 9), and a NIC remote atomic write to update the remote location is also added.
- (Rule 11)** The remote read of an RFAA – this is unconditionally successful. It is very similar to a successful RCAS, but the value for the NIC remote atomic write is calculated by adding v to the value of $\bar{x}$ in memory.
- (Rule 12)** A NIC remote atomic write in the pipe is processed into $\mathbf{wb}_R$ similarly to a regular NIC remote write.
- (Rule 13)** A NIC remote atomic write is committed to memory, and the remote atomic lock is released.

D.2 Declarative Semantics

A declarative semantics, in contrast to an operational one, describes only the events that occur in a system, not the state of the system itself. An execution is represented by a *graph*, with various relations over events. For example, given an event r , we say that it “reads-from” event w if r reads the value written to memory by w . We write $(w, r) \in \mathbf{rf}$ in this case. We then constrain these relations suitably to only allow execution graphs which make sense in the context of a program: considering $\mathbf{rf}$ again, we would naturally only allow $(w, r) \in \mathbf{rf}$ if the values of the read and write match.

Then, we know that an execution of a program is allowed if the graph of the execution is consistent. Contrast this with the operational semantics: there, our guarantee comes from the individual transition rules; here, it is due to the overall structure of the graph.

Events and Executions. An *execution* is a graph comprising a set of events and several relations over events; events are represented as graph nodes, and the relations are edges. An event has a unique identifier ι , is created by a thread $t \in \text{Tid}$, and has an event label $l \in \text{ELab}$ which describes the event.

Definition 17 (Labels and events). *Each event label is associated to a node n . The set of event labels of node n is denoted by $l \in \text{ELab}_n$, where l is a tuple with one of the following forms:*

- (CPU) local read: $l = \text{lR}(x^n, v_r)$
- (CPU) local write: $l = \text{lW}(x^n, v_w)$
- (CPU) CAS: $l = \text{CAS}(x^n, v_r, v_w)$
- (CPU) memory fence: $l = \text{F}$
- (CPU) poll: $l = \text{P}(\bar{n})$
- NIC local read: $l = \text{nLR}(x^n, v_r, \bar{n})$
- NIC remote write: $l = \text{nrW}(y^{\bar{n}}, v_w)$
- NIC remote read: $l = \text{nrR}(y^{\bar{n}}, v_r)$
- NIC local write: $l = \text{nLW}(x^n, v_w, \bar{n})$
- NIC fence: $l = \text{nF}(\bar{n})$
- NIC atomic remote read:
 $l = \text{narR}(y^{\bar{n}}, v_r)$
- NIC atomic remote write:
 $l = \text{narW}(y^{\bar{n}}, v_w)$

The set of event labels are defined $\text{ELab} \triangleq \bigcup_n \text{ELab}_n$.

An event, $e \in \text{Event}$, is a triple (ι, t, l) , where $\iota \in \mathbb{N}$, $t \in \text{Tid}$ and $l \in \text{ELab}_{n(t)}$.

We distinguish between events associated with the CPU (left) or NIC (right), with the prefix **n** used for all NIC event labels. Note that a put, get, or rRMW is modelled by multiple events: a put $\bar{x} := y$ comprises a NIC local read event of type **nLR** (on y) followed by a NIC remote write event **nrW** (on $\bar{x}$); conversely a get $x := \bar{y}$ comprises events of type **nrR** (on $\bar{y}$) and **nLW** (on x). A successful rRMW (either successful RCAS or RFAA) is modelled by three events of type **narR**, **narW** and **nLW**, while a failed rRMW (RCAS only) is modelled by only **narR** and **nLW**.

For a given label l , we write $\text{type}(l)$, $\text{loc}(l)$, $v_r(l)$, $v_w(l)$, $n(l)$ and $\bar{n}(l)$ for the type, location, value read or written, and local or remote node, where applicable. For example, consider $l = \text{nLR}(x^n, v_r, \bar{n})$:

- $\text{type}(\text{nLR}(x^n, v_r, \bar{n})) = \text{nLR}$
- $\text{loc}(\text{nLR}(x^n, v_r, \bar{n})) = x$
- $v_r(\text{nLR}(x^n, v_r, \bar{n})) = v_r$
- $v_w(\text{nLR}(x^n, v_r, \bar{n}))$ is undefined
- $n(\text{nLR}(x^n, v_r, \bar{n})) = n$
- $\bar{n}(\text{nLR}(x^n, v_r, \bar{n})) = \bar{n}$

We write $\iota(e)$, $t(e)$, $l(e)$ for the relevant constituents of an event tuple $e = (\iota, t, l)$. We lift the functions on event labels to functions on events, for example $\text{type}(e) \triangleq \text{type}(l(e))$.

Difference with MOWGLI. The labels of this declarative semantics (à la [3]) roughly corresponds to the stamps of MOWGLI (à la [4]) in the main paper. E.g.

a NIC local read has a label nLR here and corresponds to the stamp (family) aNLr in Fig. 9. However, there is one major discrepancy. The declarative semantics of this section distinguishes between NIC remote writes performed by put operations (label nrW) and performed by rRMW operations (label narW), while they both correspond to the single stamp aNRW_n .

The main reason is that this semantics, by decomposing operations into multiple events, creates a po ordering between the remote write and local write parts of a (successful) remote RMW. As such, we cannot enforce a ppo ordering between the two parts (narW and nIW) as they might not finish in order, but we can enforce a ppo ordering between the remote write of a put and later local writes (nrW and nIW), making the semantics more straightforward. With MOWGLI, each operation generates a *single* event, and there is no po ordering between subevents of the same event. Thus we can add a dependency between aNRW_n and aNLW_n (cell G10 in Fig. 9), and it will not create an internal dependency within the same rRMW operation.

A secondary reason is that the two labels (nrW and narW) correspond to different behaviours of the operational semantics. Making the distinction renders the equivalence proof more tractable.

Issue and Observation Points. Some types of events do not occur instantaneously: for example, a local write event IW first enters the store before, before later being committed to memory. We therefore distinguish between the point at which an event is *issued* by the CPU or NIC, and the point at which it is *observed*, when its effect becomes visible in memory. An event is *instantaneous* if it either has no visible effect on memory, or if it affects memory immediately, as is the case for a local CAS operation. For instantaneous events, the issue and observation points coincide.

Notation. Once again, we follow and extend the notation of [3]. For a set A and relations r, r_1, r_2 , we write:

- r^+ for the transitive closure of r ;
- r^{-1} for the inverse of r ;
- $r|_A \triangleq r \cap (A \times A)$ for the restriction of r to set A ;
- $[\mathbf{A}] \triangleq \{(a, a) \mid a \in A\}$ for the identity relation
- $r_1; r_2 \triangleq \{(a, b) \mid \exists c. (a, c) \in r_1 \wedge (c, b) \in r_2\}$ for relational composition;
- $r|_{\text{imm}} \triangleq r \setminus (r; r)$ for the immediate edges in r , when r is a strict partial order.

For a set of events E , location x and label type $\mathbf{X}$, we also define:

- $E_x \triangleq \{e \in E \mid \text{loc}(e) = x\}$, the events towards x ;
- $E.\mathbf{X} \triangleq \{e \in E \mid \text{type}(e) = \mathbf{X}\}$, the events of type $\mathbf{X}$;
- $E.\mathcal{R} \triangleq E.\text{LR} \cup E.\text{CAS} \cup E.\text{nLR} \cup E.\text{nrR} \cup E.\text{narR}$, the set of reads;
- $E.\mathcal{W} \triangleq E.\text{IW} \cup E.\text{CAS} \cup E.\text{nIW} \cup E.\text{nrW} \cup E.\text{narW}$, the set of writes;
- $E.\text{Inst} \triangleq E \setminus (E.\text{IW} \cup E.\text{nIW} \cup E.\text{nrW} \cup E.\text{narW})$, the set of instantaneous events.

Finally, we define the following relations:

$$\begin{aligned}
\text{Same-location: } \text{sloc} &\triangleq \{(e, e') \in \text{Event}^2 \mid \text{loc}(e) = \text{loc}(e')\} \\
\text{Same-thread: } \text{sthd} &\triangleq \{(e, e') \in \text{Event}^2 \mid t(e) = t(e')\} \\
\text{Same-queue-pair: } \text{sqp} &\triangleq \{(e, e') \in \text{Event}^2 \mid t(e) = t(e') \wedge \bar{n}(e) = \bar{n}(e')\}
\end{aligned}$$

Note that these relations are all symmetric, and $\text{sqp} \subseteq \text{sthd}$. Given events E , we write $E.\text{sloc}$ for $\text{sloc}|_E$, likewise for $E.\text{sthd}$ and $E.\text{sqp}$.

Definition 18 (Pre-executions). A pre-execution is a tuple $G = \langle E, \text{po}, \text{rf}, \text{mo}, \text{pf}, \text{nfo}, \text{rao} \rangle$, where:

- $E \subseteq \text{Event}$ is the set of events and includes a set of initialisation events, $E^0 \subseteq E$, comprising a single write with label $\text{IW}(x, 0)$ for each $x \in \text{Loc}$.
- $\text{po} \subseteq E \times E$ is the ‘program order’ relation defined as a disjoint union of strict total orders, each ordering the events of one thread, with $E^0 \times (E \setminus E^0) \subseteq \text{po}$.
- $\text{rf} \subseteq E.\mathcal{W} \times E.\mathcal{R}$ is the ‘reads-from’ relation on events of the same location with matching values; i.e. $(a, b) \in \text{rf} \Rightarrow (a, b) \in \text{sloc} \wedge v_w(a) = v_r(b)$. Moreover, rf is total and functional on its range: every read in $E.\mathcal{R}$ is related to exactly one write in $E.\mathcal{W}$.
- $\text{mo} \triangleq \bigcup_{x \in \text{Loc}} \text{mo}_x$ is the ‘modification-order’, where each mo_x is a strict total order on $E.\mathcal{W}_x$ with $E_x^0 \times (E.\mathcal{W}_x \setminus E_x^0) \subseteq \text{mo}_x$ describing the order in which writes on x reach the memory.
- $\text{pf} \subseteq (E.\text{nlW} \cup E.\text{nrW}) \times E.\text{P}$ is the ‘polls-from’ relation, relating earlier (in program-order) NIC writes to later poll operations on the same queue pair; i.e. $\text{pf} \subseteq \text{po} \cap \text{sqp}$. Moreover, pf is functional on its domain (every NIC write can be be polled at most once), and pf is total and functional on its range (every poll in $E.\text{P}$ polls from exactly one NIC write).
- $\text{nfo} \subseteq E.\text{sqp}$ is the ‘NIC flush order’, such that for all $(a, b) \in E.\text{sqp}$, if $a \in E.\text{nlR}, b \in E.\text{nlW}$, then $(a, b) \in \text{nfo} \cup \text{nfo}^{-1}$, and if $a \in (E.\text{nrR} \cup E.\text{narR}), b \in (E.\text{nrW} \cup E.\text{narW})$, then $(a, b) \in \text{nfo} \cup \text{nfo}^{-1}$.
- $\text{rao} \triangleq \bigcup_{n \in \text{Node}} \text{rao}_n$ is the ‘remote-atomic-order’, where each rao_n is a strict total order on $\{e \mid e \in E.\text{narR} \wedge \bar{n}(e) = n\}$ describing the order in which remote atomics towards n are executed.

The definitions of po , rf and mo are familiar from TSO, while pf and nfo are introduced in [3]. As mentioned previously, nfo represents the PCIe guarantee that a NIC local read flushes pending NIC remote writes on the same queue pair, and likewise for NIC local reads/writes. We introduce rao , which totally orders NIC remote atomic reads towards a given node and help enforce the rRMW atomicity guarantee.

Derived Relations. Given a pre-execution $\langle E, \text{po}, \text{rf}, \text{mo}, \text{pf}, \text{nfo}, \text{rao} \rangle$, we define the following *derived* relations:

- $\text{rb} \triangleq (\text{rf}^{-1}; \text{mo}) \setminus [E]$ is the *reads-before* relation, relating each read r to writes that are mo -after the write from which r reads.

- $\mathbf{rf}_i \triangleq [\mathbf{1W}]; (\mathbf{rf} \cap \mathbf{sthd}); [\mathbf{1R}]$ is the *rf-buffer* relation, which includes *rf* edges only for CPU operations on the same thread, which thus share a store buffer; therefore when $w \xrightarrow{\mathbf{rf}_i} r$, it may be that the write w is not yet visible (committed to memory) when it is read by r , since CPU reads check the store buffer.
- $\mathbf{rf}_e \triangleq \mathbf{rf} \setminus \mathbf{rf}_i$ is the *rf*_i-complement: if $w \xrightarrow{\mathbf{rf}_e} r$, then r only occurs after w is observable.
- $\mathbf{rb}_i \triangleq [\mathbf{1R}]; (\mathbf{rb} \cap \mathbf{sthd}); [\mathbf{1W}]$ is the *rb-buffer* relation, analogously.
- $\mathbf{ar} \triangleq [\mathbf{narW}]; (\mathbf{po}|_{\text{imm}})^{-1}$ is the *atomic-write-to-read* relation, connecting the remote write of a successful rRMW to their corresponding read.

Note that these derived relations contain no additional information. We introduce them for ease and brevity of notation.

Preserved Program Order. We identify which events in *po* are *issued* in order, and which are *observed* in order. The observation point of an event is no earlier than its issue point, so two events in *po* are only observed in order if they are issued in order. Furthermore, when the *po*-earlier event is instantaneous, the events are observed in order if and only if they are issued in order.

We therefore define two relations: *ippo*, the *issue-preserved-program-order* relation, and *oppo*, the *observation-preserved-program-order* relation, where $\mathbf{oppo} \subseteq \mathbf{ippo} \subseteq \mathbf{po}$. The tables in Fig. 22 show these relations. Each row indicates the *po*-earlier event, while each column indicates that which is *po*-later. A cell labelled ✓ indicates the event pair is in *ippo* (resp. *oppo*) and must be issued (resp. observed) in program order, while ✗ indicates they are not in *ippo/oppo* and may be issued/observed out of program order. The label *sqp* indicates that the events are in *ippo/oppo* if they are events on the same queue pair.

We can observe high-level reordering rules by looking at each quadrant of the two tables, which partition the event pairs by their categorisation as CPU or NIC events. The top left quadrant contains pairs of CPU events. Observe that CPU events are always issued in program order, and only an earlier CPU write may be observed out of order, as all other CPU events are instantaneous. The bottom left quadrants shows that an earlier NIC event may always be issued or observed after a later CPU event, matching our intuition that NIC events execute concurrently, as if in a separate thread; conversely the top right shows that earlier CPU events always complete before later NIC events. In the bottom right quadrant, we can see that a pair of NIC events are only ordered if they are on the same queue pair.

The relations *ippo* and *oppo* differ in only six cells. A CPU write may be buffered and hence not observed by a later CPU read or poll (B1 and B5). Other CPU writes and CAS or fence operations go via the store buffer, so earlier writes will be observed first. Similarly, a remote fence may be observed before an earlier NIC remote (atomic) write (resp. local), if that write is buffered in *wb_R* (resp. *wb_L*) (G12 and I12, resp. K12). Finally, a *po*-later *n1W* may be observed before a *po*-earlier *narW* (I11). This occurs specifically in the case where both are created by the same rRMW, because the writes are sent to *wb_L* and *wb_R* respectively and may be committed in either order.

		Later in Program Order											
	ipppo	CPU					NIC						
		1	2	3	4	5	6	7	8	9	10	11	12
		1R	1W	CAS	F	P	n1R	nrW	narR	narW	nrR	n1W	nF
Earlier in Program Order	CPU	A	1R	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		B	1W	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		C	CAS	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		D	F	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		E	P	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	NIC	F	n1R	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp	sqp
		G	nrW	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp	sqp
		H	narR	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp	sqp
		I	narW	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp	sqp
		J	nrR	✗	✗	✗	✗	✗	✗	✗	✗	sqp	sqp
		K	n1W	✗	✗	✗	✗	✗	✗	✗	✗	sqp	sqp
		L	nF	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp	sqp

		Later in Program Order											
	oppo	CPU					NIC						
		1	2	3	4	5	6	7	8	9	10	11	12
		1R	1W	CAS	F	P	n1R	nrW	narR	narW	nrR	n1W	nF
Earlier in Program Order	CPU	A	1R	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		B	1W	✗	✓	✓	✓	✗	✓	✓	✓	✓	✓
		C	CAS	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		D	F	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		E	P	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	NIC	F	n1R	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp	sqp
		G	nrW	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp	✗
		H	narR	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp	sqp
		I	narW	✗	✗	✗	✗	✗	sqp	sqp	sqp	✗	✗
		J	nrR	✗	✗	✗	✗	✗	✗	✗	✗	sqp	sqp
		K	n1W	✗	✗	✗	✗	✗	✗	✗	✗	sqp	✗
		L	nF	✗	✗	✗	✗	✗	sqp	sqp	sqp	sqp	sqp

Fig. 22: The RDMA^{TSO} ordering constraints on **ipppo** (above) and **oppo** (below), where ✓ denotes that instructions are ordered (and cannot be reordered), ✗ denotes they are not ordered (and may be reordered), and sqp denotes they are ordered iff they are on the same queue pair.

Definition 19 (Executions). A pre-execution $G = \langle E, \text{po}, \text{rf}, \text{mo}, \text{pf}, \text{nfo}, \text{rao} \rangle$ is well-formed if the following hold for all w, r, w_1, w_2, p_2 :

- 1) Poll events poll-from the oldest non-pollled remote operation on the same queue pair:
if $w_1 \in G.\text{nlW} \cup G.\text{nrW}$ and $w_1 \xrightarrow{\text{po} \cap \text{sqp}} w_2 \xrightarrow{\text{pf}} p_2$, then there exists p_1 such that $w_1 \xrightarrow{\text{pf}} p_1 \xrightarrow{\text{po}} p_2$.
- 2) Each put (resp. get) operation corresponds to two events: a read and a write with the read immediately preceding the write in po : 1) if $r \in G.\text{nlR}$ (resp. $r \in G.\text{nrR}$), then $(r, w) \in \text{po}|_{\text{imm}}$ for some $w \in G.\text{nrW}$ ($w \in G.\text{nlW}$); and 2) if $w \in G.\text{nrW}$ then $(r, w) \in \text{po}|_{\text{imm}}$ for some $r \in G.\text{nlR}$. The case $w \in G.\text{nlW}$ is handled by (6) below.
- 3) Read and write events of a put (resp. get) have matching values:
if $(r, w) \in G.\text{po}|_{\text{imm}}$, $\text{type}(r) \in \{\text{nlR}, \text{nrR}\}$ and $\text{type}(w) \in \{\text{nlW}, \text{nrW}\}$, then $v_r(r) = v_w(w)$.
- 4) Each rRMW operation corresponds to either an atomic remote read followed by a local write, or an atomic remote read, followed by an atomic remote write, followed by a local write: 1) if $r \in G.\text{narR}$ then $(r, w_1) \in \text{po}|_{\text{imm}}$ for some $w_1 \in G.\text{narW} \cup G.\text{nlW}$, and if $w_1 \in G.\text{narW}$ then $(w_1, w_2) \in \text{po}|_{\text{imm}}$ for some $w_2 \in G.\text{nlW}$, and 2) if $w_1 \in G.\text{narW}$ then $(r, w_1) \in \text{po}|_{\text{imm}}$ for some $r \in \text{narR}$, and $(w_1, w_2) \in \text{po}|_{\text{imm}}$ for some $w_2 \in \text{nlW}$. The case for $w_2 \in \text{nlW}$ is handled by (6) below.
- 5) Remote atomic read and local write events of an rRMW have matching values: if $(r, w) \in G.\text{po}|_{\text{imm}}$, $\text{type}(r) = \text{narR}$ and $\text{type}(w) = \text{nlW}$, then $v_r(r) = v_w(w)$; and if $(r, w_1), (w_1, w_2) \in G.\text{po}|_{\text{imm}}$, $\text{type}(r) = \text{narR}$, $\text{type}(w_1) = \text{narW}$ and $\text{type}(w_2) = \text{nlW}$, then $v_r(r) = v_w(w_2)$.
6. (2) and (4) auxiliary in the case of $w \in \text{nlW}$. If $w \in G.\text{nlW}$ then either:
 - 1) $(r, w) \in \text{po}|_{\text{imm}}$ for some $r \in G.\text{nrR}$ or
 - 2) $(r, w) \in \text{po}|_{\text{imm}}$ for some $r \in G.\text{narR}$ or
 - 3) $(r, w'), (w', w) \in \text{po}|_{\text{imm}}$ for some $r \in G.\text{narR}$ and $w' \in G.\text{narW}$.

An execution is a pre-execution (Def. 18) that is well-formed.

Given an execution G , we write $G.E$, $G.\text{mo}$, $G.\text{ippo}$ and so forth to project the components and derived relations of G . When the execution is question is clear, we simply write E , mo or similar.

Definition 20 (RDMA^{TSO}-consistency). An execution $\langle E, \text{po}, \text{rf}, \text{mo}, \text{pf}, \text{nfo}, \text{rao} \rangle$ is RDMA^{TSO}-consistent iff 1) ib is irreflexive; and 2) ob is irreflexive, where:

$$\begin{aligned} \text{ib} &\triangleq (\text{ippo} \cup \text{rf} \cup \text{pf} \cup \text{nfo} \cup \text{rb}_i \cup (\text{ob}; [\text{Inst}]))^+ && \text{('issued-before')} \\ \text{ob} &\triangleq (\text{oppo} \cup \text{rf}_e \cup ([\text{nlW}]; \text{pf}) \cup \text{nfo} \cup \text{rb} \cup \text{mo} \cup \text{rao} \cup (\text{ar}; \text{rao}) \cup ([\text{Inst}]; \text{ib}))^+ && \text{('observed-before')} \end{aligned}$$

These relations extend ippo and oppo respectively to describe the issue and observation orders across threads and nodes. They are required to be irreflexive, i.e. an event cannot be issued or observed before itself.

The remaining components of **ib** are (a) **rf**: if $w \xrightarrow{\text{rf}} r$ then w was at least issued (if not observed) before r – recall that if the read and write are both CPU events on the same thread, w may not be observable; (b) **pf**: similarly $w \xrightarrow{\text{pf}} p$ only if w was issued before p ; (c) **nfo**: NIC events arrive in **wb_L**/**wb_R** in the order they are issued; (d) **rb_i**: if $r \xrightarrow{\text{rb}_i} w$, then r must be issued before w , otherwise r would read from w or an **mo**-later w' ; (e) **ob**; **[Inst]**: in general, an event is observed no earlier than it is issued, and for an instantaneous event, the two points coincide. Thus $e \xrightarrow{\text{ob}} e'$ implies $e \xrightarrow{\text{ib}} e'$ when e' is instantaneous. As noted in [3], this last component is optional and does not modify the semantics.

On the other hand, for **ob** we have (a) **rf_e**: if $w \xrightarrow{\text{rf}_e} r$ then w was committed to memory before r , since r cannot read from the store buffer of another thread; (b) **[nlw]**; **pf**: NIC local writes cannot be polled until they are committed to memory; (c) **nfo**: NIC events are observed in the same order they arrive in **wb_L**/**wb_R**; (d) **rb**: if $r \xrightarrow{\text{rb}} w$, then w was not observed before r , otherwise it would have been committed to memory before r ; (e) **mo**: if $w \xrightarrow{\text{mo}} w'$, then w was observed in memory before w' ; (f) **rao**: remote atomic reads are (issued and) completed in the defined order; (g) **ar**; **rao**: if $w \xrightarrow{\text{ar}} r \xrightarrow{\text{rao}} r'$, then we have that r and w are the read and write of the same rRMW operation, thus w must be observed before the **rao**-later r' to ensure atomicity. (h) **[Inst]**; **ib**: by a similar logic to above, we know that the **ib**-earlier instantaneous event is also observed earlier, since its issue and observation points coincide.

Semantics of a Program. Given a program P , we can generate an event graph (E, po) , by a standard process, which we describe below. We then choose any **rf**, **mo**, **pf**, **nfo**, **rao** such that the execution is consistent. The semantics of P are the set of consistent executions of P .

Thread to Event Graph. Given a thread identifier $t \in \text{Tid}$ and a sequence of labels $l_1, \dots, l_n \in \text{ELab}$, we define the *event graphs of t* as $(\{e_1, \dots, e_n\}, \text{po}) \in G^t(l_1, \dots, l_n)$ where: (a) $l(e_i) = l_i$ for all $1 \leq i \leq n$; (b) $\iota(e_i) \neq \iota(e_j)$ for all $1 \leq i < j \leq n$; (c) $t(e_i) = t$ for all $1 \leq i \leq n$; (d) $\text{po} = \{(e_i, e_j) \mid 1 \leq i < j \leq n\}$.

Initial Event Graph. Given a set of locations Loc , we define $G_{\text{init}} = (E_0, \emptyset)$, such that for each $x \in \text{Loc}$ there is exactly one $e \in E_0$ with $l(e) = 1W(x, 0)$, and every event in E_0 has a unique identifier. We call E_0 the set of *initialisation events*.

Sequential Composition. For two event graphs G_1 and G_2 , we define their *sequential* composition $G_1; G_2 = (E, \text{po})$ where

$$\begin{aligned} E &\triangleq G_1.E \uplus G_2.E \\ \text{po} &\triangleq G_1.\text{po} \cup G_2.\text{po} \cup (G_1.E \times G_2.E) \end{aligned}$$

Note that all events in G_2 are ordered po-after every event in G_1 . Sequential composition is defined only where the set of events of each graph are disjoint, i.e. $G_1.E \cap G_2.E = \emptyset$.

Parallel Composition. We define *parallel* composition by $G_1 \parallel G_2 = (E, \text{po})$ where

$$\begin{aligned} E &\triangleq G_1.E \uplus G_2.E \\ \text{po} &\triangleq G_1.\text{po} \cup G_2.\text{po} \end{aligned}$$

Note that the events of each graph are not po-ordered with respect to one another. We also require that the event sets be disjoint. As this operation is commutative and associative, it is straightforward to lift it to sets of graphs, which we denote by $\parallel \mathcal{G}$, where $\mathcal{G}$ is a set of event graphs.

Program to Event Graph. A program P *generates* G if $G = G_{\text{init}}; (\parallel_{t \in \text{Tid}} G_t)$ and there is a set of sequences $s_t \in S$ such that $P(t) \mapsto s_t$ and $G_t \in G^t(s_t)$ for all $t \in \text{Tid}$.

The operation $C \mapsto s$ relates a sequential program C to a sequence of labels s it generates. The definition is standard and show in Fig. 23. Note that RDMA operations generate multiple events, and for local and remote CAS operations, we distinguish between success and failure cases.

Theorem 7. *The operational and declarative semantics of $\text{RDMA}_{\text{RMW}}^{\text{TSO}}$ are equivalent.*

Proof. See Appendix D.3 onwards, extending the proof of [3].

D.3 Annotated Labels and Inference Rules

On top of the 12 labels presented in Appendix D.2, we create six new labels: $\text{Put}(\bar{y}, x)$, $\text{Get}(x, \bar{y})$, $\text{RCAS}(z, \bar{x}, v, u)$, $\text{RFAA}(z, \bar{x}, u)$, $\text{nLEX}(\bar{n})$, and $\text{nrEX}(\bar{n})$. These labels can also be used to create events (when bundled with an event identifier and a thread identifier).

We note E^{ext} the extended set of all events, including the six new labels.

Recall that $\mathcal{R} = \text{1R} \cup \text{CAS} \cup \text{n1R} \cup \text{nrR} \cup \text{narR} \subseteq E^{\text{ext}}$ and $\mathcal{W} = \text{1W} \cup \text{CAS} \cup \text{n1W} \cup \text{nrW} \cup \text{narW} \subseteq E^{\text{ext}}$. We also note $\text{nEX} = \text{nLEX} \cup \text{nrEX}$ and $\text{rRMW} = \text{RCAS} \cup \text{RFAA}$.

For annotated labels, we reuse most names from labels, but they are different entities. For instance we note $r \in \text{1R}$ for an event with label 1R , while $\lambda = \text{1R}\langle \dots \rangle$ is an annotated label.

We use $\text{type}(\lambda)$ to denote the type of the annotated label (1R , 1W , CAS , F , Push , NIC , n1R , nrR , n1W , nrW , CN , P , nF , B , $\mathcal{E}$). We use $r(\lambda)$, $w(\lambda)$, $u(\lambda)$, $a(\lambda)$, $f(\lambda)$, $p(\lambda)$, $e(\lambda)$, $\dots$ to access the elements of a $\lambda \in \text{ALabel}$ where applicable. Also, we note $t(\lambda)$ for the thread of the first argument of λ .

The annotated program transitions (Fig. 25) use an additional annotated label $\text{CASF}\langle r, w \rangle$ with $r \in \text{1R}$ and $w \in \mathcal{W}$ to represent a failed CAS operation. This case is then translated into two labels (a memory fence and a local read) when creating a path in §D.4. Also, note that the annotated domains (e.g. the store buffers and the queue pairs) contain events, not annotated labels.

$$\begin{array}{c}
\frac{C \rightsquigarrow C' \quad C' \rightsquigarrow s}{C \rightsquigarrow s} \quad \frac{C_1 \rightsquigarrow s_1 \quad C_2 \rightsquigarrow s_2}{C_1; C_2 \rightsquigarrow s_1, s_2} \quad \frac{\text{elocs}(e) = \emptyset}{x := e \rightsquigarrow \mathbf{lW}(x, \llbracket e \rrbracket)} \\
\\
\frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset \quad z := \llbracket e_{\text{old}} \rrbracket \rightsquigarrow s}{z := \mathbf{CAS}(x, e_{\text{old}}, e_{\text{new}}) \rightsquigarrow \mathbf{CAS}(x, \llbracket e_{\text{old}} \rrbracket, \llbracket e_{\text{new}} \rrbracket), s} \\
\\
\frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset \quad v \neq \llbracket e_{\text{old}} \rrbracket \quad z := v \rightsquigarrow s}{z := \mathbf{CAS}(x, e_{\text{old}}, e_{\text{new}}) \rightsquigarrow \mathbf{F}, \mathbf{lR}(x, v), s} \quad \frac{}{\mathbf{mfence} \rightsquigarrow \mathbf{F}} \\
\\
\frac{}{\mathbf{assume}(x = v) \rightsquigarrow \mathbf{lR}(x, v)} \quad \frac{v' \neq v}{\mathbf{assume}(x \neq v) \rightsquigarrow \mathbf{lR}(x, v')} \\
\\
\frac{}{x := y^{\bar{n}} \rightsquigarrow \mathbf{nrR}(y^{\bar{n}}, v), \mathbf{nlW}(x, v, \bar{n})} \quad \frac{}{y^{\bar{n}} := x \rightsquigarrow \mathbf{nlR}(x, v, \bar{n}), \mathbf{nrW}(y^{\bar{n}}, v)} \\
\\
\frac{}{\mathbf{rfence}(\bar{n}) \rightsquigarrow \mathbf{nF}(\bar{n})} \quad \frac{}{\mathbf{poll}(\bar{n}) \rightsquigarrow \mathbf{P}(\bar{n})} \quad \frac{}{\mathbf{skip} \rightsquigarrow \epsilon} \\
\\
\frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset \quad v \neq \llbracket e_{\text{old}} \rrbracket}{z := \mathbf{RCAS}(x^{\bar{n}}, e_{\text{old}}, e_{\text{new}}) \rightsquigarrow \mathbf{narR}(x^{\bar{n}}, v), \mathbf{nlW}(z, v, \bar{n})} \\
\\
\frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset}{z := \mathbf{RCAS}(x^{\bar{n}}, e_{\text{old}}, e_{\text{new}}) \rightsquigarrow \mathbf{narR}(x^{\bar{n}}, \llbracket e_{\text{old}} \rrbracket), \mathbf{narW}(x^{\bar{n}}, \llbracket e_{\text{new}} \rrbracket), \mathbf{nlW}(z, \llbracket e_{\text{old}} \rrbracket, \bar{n})} \\
\\
\frac{\text{elocs}(e) = \emptyset \quad v' = v + \llbracket e \rrbracket}{z := \mathbf{RFAA}(x^{\bar{n}}, e) \rightsquigarrow \mathbf{narR}(x^{\bar{n}}, v), \mathbf{narW}(x^{\bar{n}}, v'), \mathbf{nlW}(z, v, \bar{n})}
\end{array}$$

Fig. 23: Label Sequences Construction

initialisation. Given a program P , let

$$\begin{aligned}
M_0 \in \text{AMem} & \quad \text{s.t. } \forall x \in \text{Loc. } M_0(x) = \text{init}_x \text{ with } l(\text{init}_x) \triangleq \text{IW}(x, 0) \\
b_0 \in \text{ASBuff} & \quad b_0 \triangleq \varepsilon \\
B_0 \in \text{ASBMap} & \quad B_0 \triangleq \lambda t. b_0 \\
A_0 \in \text{RAMap} & \quad A_0 \triangleq \lambda t. \perp \\
qp_0 \in \text{AQPair} & \quad qp_0 \triangleq \langle \varepsilon, \varepsilon, \varepsilon \rangle \\
QP_0 \in \text{AQPMMap} & \quad QP_0 \triangleq \lambda t. \lambda n. qp_0
\end{aligned}$$

$\lambda \in \text{ALabel}$

$\lambda \triangleq$	
$ \text{1R}\langle r, w \rangle$	where $r \in \text{1R}, w \in \mathcal{W}, \text{eq}_{\text{loc}\&\text{v}}(r, w)$
$ \text{1W}\langle w \rangle$	where $w \in \text{1W}$
$ \text{CAS}\langle u, w \rangle$	where $u \in \text{CAS}, w \in \mathcal{W}, \text{eq}_{\text{loc}\&\text{v}}(u, w)$
$ \text{F}\langle f \rangle$	where $f \in \text{F}$
$ \text{Push}\langle a \rangle$	where $a \in (\text{Put} \cup \text{Get} \cup \text{RCAS} \cup \text{RFAA} \cup \text{nF})$
$ \text{NIC}\langle a \rangle$	where $a \in (\text{Put} \cup \text{Get} \cup \text{RCAS} \cup \text{RFAA} \cup \text{nF})$
$ \text{n1R}\langle r, w, a, w' \rangle$	where $r \in \text{n1R}, w \in \mathcal{W}, a \in \text{Put}, w' \in \text{nrW}, \text{eq}_{\text{loc}\&\text{v}}(r, w),$ $\text{loc}_r(a) = \text{loc}(r), \text{loc}_w(a) = \text{loc}(w'), v_r(r) = v_w(w')$
$ \text{nrR}\langle r, w, a, w' \rangle$	where $r \in \text{nrR}, w \in \mathcal{W}, a \in \text{Get}, w' \in \text{n1W}, \text{eq}_{\text{loc}\&\text{v}}(r, w),$ $\text{loc}_r(a) = \text{loc}(r), \text{loc}_w(a) = \text{loc}(w'), v_r(r) = v_w(w')$
$ \text{narR}\langle r, w, a, w', w'' \rangle$	where $r \in \text{narR}, w \in \mathcal{W}, a \in \text{RRMW}, w' \in \text{n1W}, w'' \in \text{narW},$ $\text{eq}_{\text{loc}\&\text{v}}(r, w), \text{loc}_r(a) = \text{loc}(r) = \text{loc}(w''),$ $\text{loc}_w(a) = \text{loc}(w'), v_r(r) = v_w(w'),$ $a \in \text{RCAS} \implies v_r(r) = v_e(a) \wedge v_w(w'') = v_u(a)$ $a \in \text{RFAA} \implies v_w(w'') = v_r(r) + v(a)$
$ \text{naF}\langle r, w, a, w' \rangle$	where $r \in \text{narR}, w \in \mathcal{W}, a \in \text{rRMW}, w' \in \text{n1W}, \text{eq}_{\text{loc}\&\text{v}}(r, w),$ $\text{loc}_r(a) = \text{loc}(r), \text{loc}_w(a) = \text{loc}(w'),$ $v_r(r) = v_w(w'), v_r(r) \neq v_e(a)$
$ \text{n1W}\langle w, e \rangle$	where $w \in \text{n1W}, e \in \text{n1EX}, \text{sameqp}(w, e)$
$ \text{nrW}\langle w, e \rangle$	where $w \in \text{nrW}, e \in \text{nrEX}, \text{sameqp}(w, e)$
$ \text{narW}\langle w \rangle$	where $w \in \text{narW}$
$ \text{CN}\langle e \rangle$	where $e \in \text{nrEX}$
$ \text{P}\langle p, e \rangle$	where $p \in \text{P}, e \in \text{nEX}, \text{sameqp}(p, e)$
$ \text{nF}\langle f \rangle$	where $f \in \text{nF}$
$ \text{B}\langle w \rangle$	where $w \in \mathcal{W}$
$ \mathcal{E}\langle t \rangle$	where $t \in \text{Tid}$

$$\begin{aligned} \text{eq}_{\text{loc}\&\text{v}}(r, w) &\triangleq \text{loc}(r) = \text{loc}(w) \wedge v_r(r) = v_w(w) \\ \text{sameqp}(e, e') &\triangleq t(e) = t(e') \wedge \bar{n}(e) = \bar{n}(e') \end{aligned}$$

Fig. 24: Annotated Labels

$$\begin{array}{l}
\textbf{Program transitions: } \text{Prog} \xrightarrow{\text{ALabel} \uplus \{\text{CASF}\}} \text{Prog} \\
\textbf{Command transitions: } \text{Comm} \xrightarrow{\text{ALabel} \uplus \{\text{CASF}\}} \text{Comm}
\end{array}$$

$$\begin{array}{c}
\frac{C_1 \xrightarrow{\lambda} C'_1}{C_1; C_2 \xrightarrow{\lambda} C'_1; C_2} \quad \frac{}{\text{skip}; C \xrightarrow{\mathcal{E}\langle t \rangle} C} \quad \frac{i \in \{1, 2\}}{C_1 + C_2 \xrightarrow{\mathcal{E}\langle t \rangle} C_i} \quad \frac{}{C^* \xrightarrow{\mathcal{E}\langle t \rangle} \text{skip}} \\
\\
\frac{}{C^* \xrightarrow{\mathcal{E}\langle t \rangle} C; C^*} \quad \frac{C \rightsquigarrow C'}{C \xrightarrow{\mathcal{E}\langle t \rangle} C'} \quad \frac{\text{elocs}(e) = \emptyset \quad w = (\iota, t, \text{lw}(x, \llbracket e \rrbracket))}{x := e \xrightarrow{\text{lw}\langle w \rangle} \text{skip}} \\
\\
\frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset \quad v \neq \llbracket e_{\text{old}} \rrbracket \quad r = (\iota, t, \text{lr}(x, v))}{z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \xrightarrow{\text{CASF}\langle r, w \rangle} z := v} \\
\\
\frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset \quad u = (\iota, t, \text{CAS}(x, \llbracket e_{\text{old}} \rrbracket, \llbracket e_{\text{new}} \rrbracket))}{z := \text{CAS}(x, e_{\text{old}}, e_{\text{new}}) \xrightarrow{\text{CAS}\langle u, w \rangle} z := \llbracket e_{\text{old}} \rrbracket} \\
\\
\frac{f = (\iota, t, \text{F})}{\text{mfence} \xrightarrow{\text{F}\langle f \rangle} \text{skip}} \quad \frac{a = (\iota, t, \text{Get}(x, \bar{y}))}{x := \bar{y} \xrightarrow{\text{Push}\langle a \rangle} \text{skip}} \quad \frac{a = (\iota, t, \text{Put}(\bar{y}, x))}{\bar{y} := x \xrightarrow{\text{Push}\langle a \rangle} \text{skip}} \\
\\
\frac{a = (\iota, t, \text{nF}(\bar{n}))}{\text{rfence}(\bar{n}) \xrightarrow{\text{Push}\langle a \rangle} \text{skip}} \quad \frac{\text{elocs}(e_{\text{old}}) = \text{elocs}(e_{\text{new}}) = \emptyset \quad v = \llbracket e_{\text{old}} \rrbracket \quad u = \llbracket e_{\text{new}} \rrbracket \quad a = (\iota, t, \text{RCAS}(z, \bar{x}, v, u))}{z := \text{RCAS}(x, e_{\text{old}}, e_{\text{new}}) \xrightarrow{\text{Push}\langle a \rangle} \text{skip}} \\
\\
\frac{\text{elocs}(e) = \emptyset \quad u = \llbracket e \rrbracket \quad a = (\iota, t, \text{RFAA}(z, \bar{x}, u))}{z := \text{RFAA}(x, e) \xrightarrow{\text{Push}\langle a \rangle} \text{skip}} \quad \frac{p = (\iota, t, \text{P}(n))}{\text{poll}(n) \xrightarrow{\text{P}\langle p, e \rangle} \text{skip}} \\
\\
\frac{r = (\iota, t, \text{lr}(x, v))}{\text{assume}(x = v) \xrightarrow{\text{lr}\langle r, w \rangle} \text{skip}} \quad \frac{v \neq v' \quad r = (\iota, t, \text{lr}(x, v'))}{\text{assume}(x \neq v) \xrightarrow{\text{lr}\langle r, w \rangle} \text{skip}} \quad \frac{\text{P}(t(\lambda)) \xrightarrow{\lambda} C}{\text{P} \xrightarrow{\lambda} \text{P}[t(\lambda) \mapsto C]}
\end{array}$$

Fig. 25: RDMA^{TSO} program and command transitions for the annotated semantics

$$\begin{aligned}
M \in \text{AMem} &\triangleq \{m \in \text{Loc} \rightarrow \mathcal{W} \mid \forall x \in \text{Loc}. \text{loc}(m[x]) = x\} & B \in \text{ASBMap} &\triangleq \text{Tid} \rightarrow \text{ASBuff} \\
A \in \text{RAMap} &\triangleq \lambda n. \{\perp, \top\} & \text{QP} \in \text{AQPMMap} &\triangleq \text{Tid} \rightarrow (\text{Node} \rightarrow \text{AQPair}) \\
b \in \text{ASBuff} &\triangleq (1W \cup \text{Get} \cup \text{Put} \cup \text{nF} \cup \text{RCAS} \cup \text{RFAA})^* & \text{sqp} \in \text{AQPair} &\triangleq \text{APipe} \times \text{AWBR} \times \text{AWBL} \\
\text{pipe} \in \text{APipe} &\triangleq (\text{Get} \cup \text{Put} \cup \text{nF} \cup \text{nrW} \cup \text{narW} \cup \text{nrEX} \cup \text{n1W} \cup \text{RCAS} \cup \text{RFAA})^* \\
\text{wb}_R \in \text{AWBR} &\triangleq (\text{nrW}, \text{narW})^* & \text{wb}_L \in \text{AWBL} &\triangleq (\text{n1W} \cup \text{n1EX} \cup \text{nrEX})^*
\end{aligned}$$

$$\begin{aligned}
&\frac{B' = B[t(w) \mapsto w \cdot B(t(w))]}{M, B, A, \text{QP} \xrightarrow{1W\langle w \rangle} M, B', A, \text{QP}} & \frac{(M \blacktriangleleft B(t(r)))(\text{loc}(r)) = w \quad v_r(r) = v_w(w)}{M, B, A, \text{QP} \xrightarrow{1R\langle r, w \rangle} M, B, A, \text{QP}} \\
&\frac{B(t(u)) = \varepsilon \quad M(\text{loc}(u)) = w \quad v_r(u) = v_w(w)}{M, B, A, \text{QP} \xrightarrow{\text{CAS}\langle u, w \rangle} M[x \mapsto u], B, A, \text{QP}} & \frac{B(t(f)) = \varepsilon}{M, B, A, \text{QP} \xrightarrow{F\langle f \rangle} M, B, A, \text{QP}} \\
&\frac{B' = B[t(a) \mapsto a \cdot B(t(a))]}{M, B, A, \text{QP} \xrightarrow{\text{Push}\langle a \rangle} M, B', A, \text{QP}} & \frac{B(t(w)) = b \cdot w \quad w \in 1W}{M, B, A, \text{QP} \xrightarrow{B\langle w \rangle} M[x \mapsto w], B[t(w) \mapsto b], A, \text{QP}} \\
&\frac{B(t(a)) = b \cdot a \quad a \notin 1W \quad \text{QP}(t(a))(n(a)) = \text{qp} \quad \text{qp}' = \text{qp}[\text{pipe} \mapsto a \cdot \text{qp.pipe}]}{M, B, A, \text{QP} \xrightarrow{\text{NIC}\langle a \rangle} M, B[t(a) \mapsto b], A, \text{QP}[t(a) \mapsto \text{QP}(t(a))[n(a) \mapsto \text{qp}']]} \\
&\frac{\text{QP}(t(p))(n(p)) = \text{qp} \quad \text{qp.wb}_L = \alpha \cdot e \quad e \in \text{nEX} \quad \text{qp}' = \text{qp}[\text{wb}_L \mapsto \alpha]}{M, B, A, \text{QP} \xrightarrow{P\langle p, e \rangle} M, B, A, \text{QP}[t(p) \mapsto \text{QP}(t(p))[n(p) \mapsto \text{qp}']]} \\
&\frac{M, A, \text{QP}(t(\lambda))(\bar{n}) \xrightarrow{\lambda}_{\text{sqp}} M', A', \text{qp}}{M, B, A, \text{QP} \xrightarrow{\lambda} M', B, A', \text{QP}[t(\lambda) \mapsto \text{QP}(t(\lambda))[\bar{n} \mapsto \text{qp}]]}
\end{aligned}$$

$$\text{with } (M \blacktriangleleft \alpha)(x) = \begin{cases} M[x] & \alpha = \varepsilon \\ w & \alpha = w \cdot \beta \wedge w \in \mathcal{W} \wedge \text{loc}(w) = x \\ (M \blacktriangleleft \beta)(x) & \alpha = e \cdot \beta \wedge (e \notin \mathcal{W} \vee \text{loc}(e) \neq x) \end{cases}$$

Fig. 26: RDMA^{TSO} hardware domains and hardware transitions for the annotated semantics

$$\begin{array}{c}
\frac{\text{pipe} = \alpha \cdot f \quad f = (\iota, t, \text{nF}(n))}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{nF}\langle f \rangle}_{\text{sqp}} \text{M}, \text{A}, \langle \alpha, \text{wb}_R, \text{wb}_L \rangle} \\
\\
\frac{\begin{array}{l} \text{pipe} = \alpha \cdot a \cdot \beta \quad a = (\iota_a, t, \text{Put}(\bar{y}, x)) \quad \text{M}(x) = w \quad r = (\iota_r, t, \text{nLR}(x, v_w(w), n(\bar{y}))) \\ w' = (\iota_{w'}, t, \text{nrW}(\bar{y}, v_w(w))) \quad \beta \in (\text{nrW} \cup \text{narW} \cup \text{Get} \cup \text{nIW} \cup \text{RCAS} \cup \text{RFAA} \cup \text{nrEX})^* \quad \text{wb}_L \in \text{nrEX}^* \end{array}}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{nLR}\langle r, w, a, w' \rangle}_{\text{sqp}} \text{M}, \text{A}, \langle \alpha \cdot w' \cdot \beta, \text{wb}_R, \text{wb}_L \rangle} \\
\\
\frac{\text{pipe} = \alpha \cdot w \cdot \beta \quad w = (\iota_w, t, \text{nrW}(\bar{y}, v)) \quad e = (\iota_e, t, \text{nrEX}(n(\bar{y}))) \quad \beta \in (\text{Get} \cup \text{nIW} \cup \text{nrEX})^*}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{nrW}\langle w, e \rangle}_{\text{sqp}} \text{M}, \text{A}, \langle \alpha \cdot e \cdot \beta, w \cdot \text{wb}_R, \text{wb}_L \rangle} \\
\\
\frac{\text{wb}_R = \alpha \cdot w \quad w \in \text{nrW}}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{B}\langle w \rangle}_{\text{sqp}} \text{M}[\text{loc}(w) \mapsto w], \text{A}, \langle \text{pipe}, \alpha, \text{wb}_L \rangle} \\
\\
\frac{\text{pipe} = \alpha \cdot e \quad e \in \text{nrEX}}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{CN}\langle e \rangle}_{\text{sqp}} \text{M}, \text{A}, \langle \alpha, \text{wb}_R, e \cdot \text{wb}_L \rangle} \\
\\
\frac{\begin{array}{l} \text{pipe} = \alpha \cdot a \cdot \beta \quad a = (\iota_a, t, \text{Get}(x, \bar{y})) \quad \text{M}(\bar{y}) = w \quad r = (\iota_r, t, \text{nrR}(\bar{y}, v_w(w))) \\ w' = (\iota_{w'}, t, \text{nIW}(x, v_w(w), n(\bar{y}))) \quad \beta \in (\text{Get} \cup \text{nIW} \cup \text{nrEX})^* \quad \text{wb}_R = \varepsilon \end{array}}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{nrR}\langle r, w, a, w' \rangle}_{\text{sqp}} \text{M}, \text{A}, \langle \alpha \cdot w' \cdot \beta, \text{wb}_R, \text{wb}_L \rangle} \\
\\
\frac{\text{pipe} = \alpha \cdot w \quad w = (\iota_w, t, \text{nIW}(x, v, n)) \quad e = (\iota_e, t, \text{nLEX}(n))}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{nIW}\langle w, e \rangle}_{\text{sqp}} \text{M}, \text{A}, \langle \alpha, \text{wb}_R, e \cdot w \cdot \text{wb}_L \rangle} \\
\\
\frac{\text{wb}_L = \alpha \cdot w \cdot \beta \quad w \in \text{nIW} \quad \beta \in \text{nrEX}^*}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{B}\langle w \rangle}_{\text{sqp}} \text{M}[\text{loc}(w) \mapsto w], \text{A}, \langle \text{pipe}, \text{wb}_R, \alpha \cdot \beta \rangle} \\
\\
\frac{\begin{array}{l} \text{pipe} = \alpha \cdot a \cdot \beta \quad \text{wb}_R = \varepsilon \quad \text{M}(\bar{x}) = w \\ v_w(w) \neq v \quad \text{A}(n(\bar{x})) = \perp \quad a = (\iota_a, t, \text{RCAS}(z, \bar{x}, v, u)) \\ r = (\iota_r, t, \text{narR}(\bar{x}, v_w(w))) \quad w' = (\iota_{w'}, t, \text{nIW}(z, v_w(w), n(\bar{x}))) \quad \beta \in (\text{Get} \cup \text{nIW} \cup \text{nrEX})^* \end{array}}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{narR}\langle r, w, a, w' \rangle}_{\text{sqp}} \text{M}, \text{A}, \langle \alpha \cdot w' \cdot \beta, \text{wb}_R, \text{wb}_L \rangle} \\
\\
\frac{\begin{array}{l} \text{pipe} = \alpha \cdot a \cdot \beta \quad \text{wb}_R = \varepsilon \quad \text{M}(\bar{x}) = w \\ v_w(w) = v \quad \text{A}(n(\bar{x})) = \perp \quad a = (\iota_a, t, \text{RCAS}(z, \bar{x}, v, u)) \quad r = (\iota_r, t, \text{narR}(\bar{x}, v_w(w))) \\ w'' = (\iota_{w''}, t, \text{narW}(\bar{x}, u)) \quad w' = (\iota_{w'}, t, \text{nIW}(z, v_w(w), n(\bar{x}))) \quad \beta \in (\text{Get} \cup \text{nIW} \cup \text{nrEX})^* \end{array}}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{narR}\langle r, w, a, w', w'' \rangle}_{\text{sqp}} \text{M}, \text{A}[n(\bar{x}) \mapsto \top], \langle \alpha \cdot w' \cdot w'' \cdot \beta, \text{wb}_R, \text{wb}_L \rangle} \\
\\
\frac{\begin{array}{l} \text{pipe} = \alpha \cdot a \cdot \beta \quad \text{wb}_R = \varepsilon \quad \text{M}(\bar{x}) = w \\ v_w(w) + v = u \quad \text{A}(n(\bar{x})) = \perp \quad a = (\iota_a, t, \text{RFAA}(z, \bar{x}, v)) \quad r = (\iota_r, t, \text{narR}(\bar{x}, v_w(w))) \\ w'' = (\iota_{w''}, t, \text{narW}(\bar{x}, u)) \quad w' = (\iota_{w'}, t, \text{nIW}(z, v_w(w))) \quad \beta \in (\text{Get} \cup \text{nIW} \cup \text{nrEX})^* \end{array}}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{narR}\langle r, w, a, w', w'' \rangle}_{\text{sqp}} \text{M}, \text{A}[n(\bar{x}) \mapsto \top], \langle \alpha \cdot w' \cdot w'' \cdot \beta, \text{wb}_R, \text{wb}_L \rangle} \\
\\
\frac{\text{pipe} = \alpha \cdot w \cdot \beta \quad \beta \in (\text{Get} \cup \text{nIW} \cup \text{nrEX})^* \quad w = (\iota_w, t, \text{narW}(\bar{x}, v))}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{narW}\langle w \rangle}_{\text{sqp}} \text{M}, \text{A}, \langle \alpha \cdot \beta, w \cdot \text{wb}_R, \text{wb}_L \rangle} \\
\\
\frac{\text{wb}_R = \alpha \cdot w \quad w = (\iota_w, t, \text{narW}(\bar{x}, v))}{\text{M}, \text{A}, \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \xrightarrow{\text{B}\langle w \rangle}_{\text{sqp}} \text{M}[\text{loc}(w) \mapsto w], \text{A}[n(\bar{x}) \mapsto \perp], \langle \text{pipe}, \alpha, \text{wb}_L \rangle}
\end{array}$$

Fig. 27: Annotated 3 Buffers NIC Semantics

D.4 Paths, Gluing, and Other Definitions

We define a path as: $\pi \in \text{Path} \triangleq (\text{ALabel} \setminus \mathcal{E}\langle t \rangle)^*$

We define Annotated Operational Semantics Gluing with the following rules.

$$\begin{array}{c}
\frac{P \xrightarrow{\mathcal{E}\langle t \rangle} P'}{P, M, B, A, QP, \pi \Rightarrow P', M, B, A, QP, \pi} \\
\\
\frac{P \xrightarrow{\lambda} P' \quad M, B, A, QP \xrightarrow{\lambda} M', B', A, QP' \quad \lambda \in (\text{1R} \cup \text{1W} \cup \text{CAS} \cup \text{F} \cup \text{Push} \cup \text{P}) \quad \text{fresh}(\lambda, \pi)}{P, M, B, A, QP, \pi \Rightarrow P', M', B', A, QP', \lambda \cdot \pi} \\
\\
\frac{M, B, A, QP \xrightarrow{\lambda} M', B', A', QP' \quad \lambda \in (\text{NIC} \cup \text{n1R} \cup \text{nrR} \cup \text{n1W} \cup \text{nrW} \cup \text{naF} \cup \text{narR} \cup \text{narW} \cup \text{CN} \cup \text{nF} \cup \text{B}) \quad \text{fresh}(\lambda, \pi)}{P, M, B, A, QP, \pi \Rightarrow P, M', B', A', QP', \lambda \cdot \pi} \\
\\
\frac{P \xrightarrow{\text{CASF}\langle r, w \rangle} P' \quad \lambda_1 = \text{F}\langle \iota, t(r), \text{F} \rangle \quad \lambda_2 = \text{1R}\langle r, w \rangle \quad M, B, A, QP \xrightarrow{\lambda_1} M, B, A, QP \xrightarrow{\lambda_2} M, B, A, QP \quad \text{fresh}(\lambda_1, \pi) \quad \text{fresh}(\lambda_2, \pi)}{P, M, B, A, QP, \pi \Rightarrow P', M, B, A, QP, \lambda_2 \cdot \lambda_1 \cdot \pi}
\end{array}$$

Two annotated labels are non-conflicting ($\lambda_1 \bowtie \lambda_2$) if they are of a different type or if their relevant arguments are disjoint. An annotated label is fresh if it does not conflict with any previous annotated label.

$$\mathbf{Relevant} : \text{ALabel} \rightarrow 2^{E^{\text{ext}}}$$

$$\begin{array}{ll}
\mathbf{Relevant}(\text{1R}\langle r, - \rangle) \triangleq \{r\} & \mathbf{Relevant}(\text{narR}\langle r, -, a, w'', w' \rangle) \triangleq \{r, a, w', w''\} \\
\mathbf{Relevant}(\text{1W}\langle w \rangle) \triangleq \{w\} & \mathbf{Relevant}(\text{narW}\langle w \rangle) \triangleq \{w\} \\
\mathbf{Relevant}(\text{CAS}\langle u, - \rangle) \triangleq \{u\} & \mathbf{Relevant}(\text{n1W}\langle w, e \rangle) \triangleq \{w, e\} \\
\mathbf{Relevant}(\text{F}\langle f \rangle) \triangleq \{f\} & \mathbf{Relevant}(\text{nrW}\langle w, e \rangle) \triangleq \{w, e\} \\
\mathbf{Relevant}(\text{Push}\langle a \rangle) \triangleq \{a\} & \mathbf{Relevant}(\text{CN}\langle e \rangle) \triangleq \{e\} \\
\mathbf{Relevant}(\text{NIC}\langle a \rangle) \triangleq \{a\} & \mathbf{Relevant}(\text{P}\langle p, e \rangle) \triangleq \{p, e\} \\
\mathbf{Relevant}(\text{n1R}\langle r, -, a, w' \rangle) \triangleq \{r, a, w'\} & \mathbf{Relevant}(\text{nF}\langle f \rangle) \triangleq \{f\} \\
\mathbf{Relevant}(\text{nrR}\langle r, -, a, w' \rangle) \triangleq \{r, a, w'\} & \mathbf{Relevant}(\text{B}\langle w \rangle) \triangleq \{w\} \\
\mathbf{Relevant}(\text{naF}\langle r, -, a, w' \rangle) \triangleq \{r, a, w'\} & \mathbf{Relevant}(\mathcal{E}\langle - \rangle) \triangleq \{\}
\end{array}$$

$$\lambda_1 \bowtie \lambda_2 \triangleq \text{type}(\lambda_1) \neq \text{type}(\lambda_2) \vee \mathbf{Relevant}(\lambda_1) \cap \mathbf{Relevant}(\lambda_2) = \emptyset$$

$$\begin{aligned}
\text{fresh}(\lambda, \pi) &\triangleq \forall \lambda' \in \pi, \lambda \bowtie \lambda' \\
\text{nodup}(\pi) &\triangleq \forall \pi_2, \lambda, \pi_1. \pi = \pi_2 \cdot \lambda \cdot \pi_1 \implies \text{fresh}(\lambda, \pi_1)
\end{aligned}$$

Relevant(λ) are the arguments that are important to consider to avoid duplicating events. The excluded events are the write operations we lookup when reading. For instance:

- Having both $1R\langle r_1, w \rangle$ and $1R\langle r_2, w \rangle$ during an execution is fine, since w can be looked up any number of time.
- Having both $n1R\langle r_1, w_1, a, e_1 \rangle$ and $n1R\langle r_2, w_2, a, e_2 \rangle$ during an execution is problematic, since it means the put operation a is being run twice.

Completeness.

$$\begin{aligned}
\text{complete}(\pi) &\triangleq \forall a, w', e, r, w, f, w''. \\
&1W\langle w \rangle \in \pi \implies B\langle w \rangle \in \pi \\
&\wedge \text{Push}\langle a \rangle \in \pi \implies \text{NIC}\langle a \rangle \in \pi \\
&\wedge \text{NIC}\langle f \rangle \in \pi \wedge f \in \text{nF} \implies \text{nF}\langle f \rangle \in \pi \\
&\wedge \text{NIC}\langle a \rangle \in \pi \wedge a \in \text{Put} \implies \exists r, w, w'. \text{n1R}\langle r, w, a, w' \rangle \in \pi \\
&\wedge \text{NIC}\langle a \rangle \in \pi \wedge a \in \text{Get} \implies \exists r, w, w'. \text{nrR}\langle r, w, a, w' \rangle \in \pi \\
&\wedge \text{NIC}\langle a \rangle \in \pi \wedge a \in \text{RFAA} \implies \exists r, w, w'. \text{narR}\langle r, w, a, w', w'' \rangle \in \pi \\
&\wedge \text{NIC}\langle a \rangle \in \pi \wedge a \in \text{RCAS} \implies \left(\begin{array}{l} \exists r, w, w'. \text{naF}\langle r, w, a, w' \rangle \in \pi \\ \vee \exists r, w, w', w''. \text{narR}\langle r, w, a, w', w'' \rangle \in \pi \end{array} \right) \\
&\wedge \text{n1R}\langle r, w, a, w' \rangle \in \pi \implies \exists e. \text{nrW}\langle w', e \rangle \in \pi \\
&\wedge \text{nrR}\langle r, w, a, w' \rangle \in \pi \implies \exists e. \text{n1W}\langle w', e \rangle \in \pi \\
&\wedge \text{narR}\langle r, w, a, w', w'' \rangle \in \pi \implies \text{narW}\langle w'' \rangle \in \pi \\
&\wedge \text{narR}\langle r, w, a, w', w'' \rangle \in \pi \implies \exists e. \text{n1W}\langle w', e \rangle \in \pi \\
&\wedge \text{naF}\langle r, w, a, w' \rangle \in \pi \implies \exists e. \text{n1W}\langle w', e \rangle \in \pi \\
&\wedge \text{n1W}\langle w, e \rangle \in \pi \implies B\langle w \rangle \in \pi \\
&\wedge \text{nrW}\langle w, e \rangle \in \pi \implies B\langle w \rangle \in \pi \wedge \text{CN}\langle e \rangle \in \pi \\
&\wedge \text{narW}\langle w \rangle \in \pi \implies B\langle w \rangle \in \pi
\end{aligned}$$

Informal: every pending operation is done and (most) buffers are empty. Note that some **nEX** (i.e., completion notifications) might still be in **wb_L**.

For a path π without duplicate (e.g. if $\text{nodup}(\pi)$ holds), we define the total ordering of its annotated labels as follows. Note that the early part of the path is on the right.

$$\lambda_1 \prec_\pi \lambda_2 \triangleq \exists \pi_1, \pi_2, \pi_3 \text{ s.t. } \pi = \pi_3 \cdot \lambda_2 \cdot \pi_2 \cdot \lambda_1 \cdot \pi_1$$

Backward Completeness. (with ordering)

$$\text{backComp}(\pi) \triangleq \forall a, w', e, r, w, f, p, w''.$$

$$\begin{aligned} B\langle w \rangle \in \pi &\implies \left(\begin{array}{l} 1W\langle w \rangle \prec_{\pi} B\langle w \rangle \\ \vee \exists e. n1W\langle w, e \rangle \prec_{\pi} B\langle w \rangle \\ \vee \exists e. nrW\langle w, e \rangle \prec_{\pi} B\langle w \rangle \\ \vee \exists e. narW\langle w \rangle \prec_{\pi} B\langle w \rangle \end{array} \right) \\ \wedge \text{NIC}\langle a \rangle \in \pi &\implies \text{Push}\langle a \rangle \prec_{\pi} \text{NIC}\langle a \rangle \\ \wedge nF\langle f \rangle \in \pi &\implies \text{NIC}\langle f \rangle \prec_{\pi} nF\langle f \rangle \\ \wedge n1R\langle r, w, a, w' \rangle \in \pi &\implies \text{NIC}\langle a \rangle \prec_{\pi} n1R\langle r, w, a, w' \rangle \\ \wedge nrR\langle r, w, a, w' \rangle \in \pi &\implies \text{NIC}\langle a \rangle \prec_{\pi} nrR\langle r, w, a, w' \rangle \\ \wedge naF\langle r, w, a, w' \rangle \in \pi &\implies \text{NIC}\langle a \rangle \prec_{\pi} naF\langle r, w, a, w' \rangle \\ \wedge narR\langle r, w, a, w', w'' \rangle \in \pi &\implies \text{NIC}\langle a \rangle \prec_{\pi} narR\langle r, w, a, w', w'' \rangle \\ \wedge nrW\langle w', e \rangle \in \pi &\implies \exists r, w, a. n1R\langle r, w, a, w' \rangle \prec_{\pi} nrW\langle w', e \rangle \\ \wedge n1W\langle w', e \rangle \in \pi &\implies \left(\begin{array}{l} \exists r, w, a. nrR\langle r, w, a, w' \rangle \prec_{\pi} n1W\langle w', e \rangle \\ \vee \exists r, w, a. naF\langle r, w, a, w' \rangle \prec_{\pi} n1W\langle w', e \rangle \\ \vee \exists r, w, a, w''. \left(\begin{array}{l} narR\langle r, w, a, w', w'' \rangle \\ \prec_{\pi} narW\langle w'' \rangle \prec_{\pi} n1W\langle w', e \rangle \end{array} \right) \end{array} \right) \\ \wedge narW\langle w' \rangle \in \pi &\implies \exists r, w, a, w''. narR\langle r, w, a, w', w'' \rangle \prec_{\pi} narW\langle w' \rangle \\ \wedge \text{CN}\langle e \rangle \in \pi &\implies \exists w. nrW\langle w, e \rangle \prec_{\pi} \text{CN}\langle e \rangle \\ \wedge P\langle p, e \rangle \in \pi &\implies \left(\begin{array}{l} \exists w. n1W\langle w, e \rangle \prec_{\pi} B\langle w \rangle \prec_{\pi} P\langle p, e \rangle \\ \vee \text{CN}\langle e \rangle \prec_{\pi} P\langle p, e \rangle \end{array} \right) \end{aligned}$$

Poll Order.

$$\text{pollOrder}(\pi) \triangleq \forall e_1, e_2. \left(\begin{array}{l} \text{sameqp}(e_1, e_2) \\ \wedge \lambda_1 \in \{n1W\langle -, e_1 \rangle, \text{CN}\langle e_1 \rangle\} \\ \wedge \lambda_2 \in \{n1W\langle -, e_2 \rangle, \text{CN}\langle e_2 \rangle\} \\ \wedge \lambda_1 \prec_{\pi} \lambda_2 \\ \wedge P\langle -, e_2 \rangle \in \pi \end{array} \right) \implies P\langle -, e_1 \rangle \prec_{\pi} P\langle -, e_2 \rangle$$

Flush Order.

$\text{bufFlushOrd}(\pi) \triangleq$

$$\begin{aligned}
& \forall w_1, w_2 \in \text{IW}. \left(t(w_1) = t(w_2) \implies \right. \\
& \quad \left. (\text{B}\langle w_2 \rangle \in \pi \wedge \text{IW}\langle w_1 \rangle \prec_{\pi} \text{IW}\langle w_2 \rangle) \iff \text{B}\langle w_1 \rangle \prec_{\pi} \text{B}\langle w_2 \rangle \right) \\
& \wedge \forall a_1, a_2 \in (\text{Get} \cup \text{Put} \cup \text{nF} \cup \text{RCAS} \cup \text{RFAA}). \\
& \quad \left(t(a_1) = t(a_2) \implies \right. \\
& \quad \left. (\text{NIC}\langle a_2 \rangle \in \pi \wedge \text{Push}\langle a_1 \rangle \prec_{\pi} \text{Push}\langle a_2 \rangle) \iff \text{NIC}\langle a_1 \rangle \prec_{\pi} \text{NIC}\langle a_2 \rangle \right) \\
& \wedge \forall a_1 \in (\text{Get} \cup \text{Put} \cup \text{nF} \cup \text{RCAS} \cup \text{RFAA}), w_2 \in \text{IW}. \\
& \quad \left(t(a_1) = t(w_2) \implies \right. \\
& \quad \left. \begin{aligned} & (\text{B}\langle w_2 \rangle \in \pi \wedge \text{Push}\langle a_1 \rangle \prec_{\pi} \text{IW}\langle w_2 \rangle) \iff \text{NIC}\langle a_1 \rangle \prec_{\pi} \text{B}\langle w_2 \rangle \\ & \wedge (\text{NIC}\langle a_1 \rangle \in \pi \wedge \text{IW}\langle w_2 \rangle \prec_{\pi} \text{Push}\langle a_1 \rangle) \iff \text{B}\langle w_2 \rangle \prec_{\pi} \text{NIC}\langle a_1 \rangle \end{aligned} \right) \\
& \wedge \forall w_1, w_2 \in \text{nIW}. \left(\text{sameqp}(w_1, w_2) \implies \right. \\
& \quad \left. (\text{B}\langle w_2 \rangle \in \pi \wedge \text{nIW}\langle w_1 \rangle \prec_{\pi} \text{nIW}\langle w_2 \rangle) \iff \text{B}\langle w_1 \rangle \prec_{\pi} \text{B}\langle w_2 \rangle \right) \\
& \wedge \forall w_1, w_2 \in \text{nrW}. \left(\text{sameqp}(w_1, w_2) \implies \right. \\
& \quad \left. (\text{B}\langle w_2 \rangle \in \pi \wedge \text{nrW}\langle w_1 \rangle \prec_{\pi} \text{nrW}\langle w_2 \rangle) \iff \text{B}\langle w_1 \rangle \prec_{\pi} \text{B}\langle w_2 \rangle \right) \\
& \wedge \forall w_1, w_2 \in \text{narW}. \left(\text{sameqp}(w_1, w_2) \implies \right. \\
& \quad \left. (\text{B}\langle w_2 \rangle \in \pi \wedge \text{narW}\langle w_1 \rangle \prec_{\pi} \text{narW}\langle w_2 \rangle) \iff \text{B}\langle w_1 \rangle \prec_{\pi} \text{B}\langle w_2 \rangle \right) \\
& \wedge \forall w_1 \in \text{nrW}, w_2 \in \text{narW}. \left(\text{sameqp}(w_1, w_2) \implies \right. \\
& \quad \left. (\text{B}\langle w_2 \rangle \in \pi \wedge \text{nrW}\langle w_1 \rangle \prec_{\pi} \text{narW}\langle w_2 \rangle) \iff \text{B}\langle w_1 \rangle \prec_{\pi} \text{B}\langle w_2 \rangle \right) \\
& \wedge \forall w_1 \in \text{narW}, w_2 \in \text{nrW}. \left(\text{sameqp}(w_1, w_2) \implies \right. \\
& \quad \left. (\text{B}\langle w_2 \rangle \in \pi \wedge \text{narW}\langle w_1 \rangle \prec_{\pi} \text{nrW}\langle w_2 \rangle) \iff \text{B}\langle w_1 \rangle \prec_{\pi} \text{B}\langle w_2 \rangle \right) \\
& \wedge \forall w \in \text{IW}, f \in \text{F}. \text{IW}\langle w \rangle \prec_{\pi} \text{F}\langle f \rangle \wedge t(w) = t(f) \implies \text{B}\langle w \rangle \prec_{\pi} \text{F}\langle f \rangle \\
& \wedge \forall w \in \text{IW}, u \in \text{CAS}. \text{IW}\langle w \rangle \prec_{\pi} \text{CAS}\langle u, _, _ \rangle \wedge t(w) = t(u) \implies \text{B}\langle w \rangle \prec_{\pi} \text{CAS}\langle u, _, _ \rangle \\
& \wedge \forall w \in \text{nIW}, r \in \text{nIR}. \\
& \quad (\text{nIW}\langle w, _ \rangle \prec_{\pi} \text{nIR}\langle r, _, _, _ \rangle \wedge \text{sameqp}(w, r)) \implies \text{B}\langle w \rangle \prec_{\pi} \text{nIR}\langle r, _, _, _ \rangle \\
& \wedge \forall w \in \text{nrW}, r \in \text{nrR}. \\
& \quad (\text{nrW}\langle w, _ \rangle \prec_{\pi} \text{nrR}\langle r, _, _, _ \rangle \wedge \text{sameqp}(w, r)) \implies \text{B}\langle w \rangle \prec_{\pi} \text{nrR}\langle r, _, _, _ \rangle \\
& \wedge \forall w \in \text{nrW}, r \in \text{narR}. \\
& \quad (\text{nrW}\langle w, _ \rangle \prec_{\pi} \text{naF}\langle r, _, _, _ \rangle \wedge \text{sameqp}(w, r)) \implies \text{B}\langle w \rangle \prec_{\pi} \text{naF}\langle r, _, _, _ \rangle \\
& \wedge \forall w \in \text{nrW}, r \in \text{narR}. \\
& \quad (\text{nrW}\langle w, _ \rangle \prec_{\pi} \text{narR}\langle r, _, _, _, _ \rangle \wedge \text{sameqp}(w, r)) \implies \text{B}\langle w \rangle \prec_{\pi} \text{narR}\langle r, _, _, _, _ \rangle \\
& \wedge \forall w \in \text{narW}, r \in \text{nrR}. \\
& \quad (\text{narW}\langle w \rangle \prec_{\pi} \text{nrR}\langle r, _, _, _, _ \rangle \wedge \text{sameqp}(w, r)) \implies \text{B}\langle w \rangle \prec_{\pi} \text{nrR}\langle r, _, _, _, _ \rangle \\
& \wedge \forall w \in \text{narW}, r \in \text{narR}. \\
& \quad (\text{narW}\langle w \rangle \prec_{\pi} \text{naF}\langle r, _, _, _, _ \rangle \wedge \text{sameqp}(w, r)) \implies \text{B}\langle w \rangle \prec_{\pi} \text{naF}\langle r, _, _, _, _ \rangle \\
& \wedge \forall w \in \text{narW}, r \in \text{narR}. \\
& \quad (\text{narW}\langle w \rangle \prec_{\pi} \text{narR}\langle r, _, _, _, _, _ \rangle \wedge \text{sameqp}(w, r)) \implies \text{B}\langle w \rangle \prec_{\pi} \text{narR}\langle r, _, _, _, _, _ \rangle
\end{aligned}$$

[illegible]

$$\begin{aligned}
& \wedge \left(\begin{array}{l} a_1 \in (\text{RCAS} \cup \text{RFAA}) \wedge a_2 \in \text{Get} \wedge \text{nrR}\langle -, -, a_2, - \rangle \in \pi \\ \implies \left(\begin{array}{l} a_1 \in \text{RCAS} \wedge \text{naF}\langle -, -, a_1, - \rangle \prec_{\pi} \text{nrR}\langle -, -, a_2, w_2 \rangle \\ \vee \text{narR}\langle -, -, a_1, w_1, - \rangle \prec_{\pi} \text{narW}\langle w_1 \rangle \prec_{\pi} \text{nrR}\langle -, -, a_2, w_2 \rangle \end{array} \right) \end{array} \right) \\
& \wedge \left(\begin{array}{l} a_1 \in (\text{RCAS} \cup \text{RFAA}) \wedge a_2 \in \text{Get} \wedge \text{nrR}\langle -, -, a_2, w_2 \rangle \prec_{\pi} \text{nlW}\langle w_2, - \rangle \\ \implies \left(\begin{array}{l} a_1 \in \text{RCAS} \wedge \text{naF}\langle -, -, a_1, w_1 \rangle \prec_{\pi} \text{nlW}\langle w_1, - \rangle \prec_{\pi} \text{nlW}\langle w_2, - \rangle \\ \vee \text{narR}\langle -, -, a_1, w_1, - \rangle \prec_{\pi} \text{nlW}\langle w_1, - \rangle \prec_{\pi} \text{nlW}\langle w_2, - \rangle \end{array} \right) \end{array} \right) \\
& \wedge \left(\begin{array}{l} a_1 \in (\text{RCAS} \cup \text{RFAA}) \wedge a_2 \in \text{Put} \wedge \text{nlR}\langle -, -, a_2, w_2 \rangle \prec_{\pi} \text{nrW}\langle w_2, - \rangle \\ \implies \left(\begin{array}{l} a_1 \in \text{RCAS} \wedge \text{naF}\langle -, -, a_1, w_1 \rangle \prec_{\pi} \text{nrW}\langle w_2, - \rangle \\ \vee \text{narR}\langle -, -, a_1, w_1, - \rangle \prec_{\pi} \text{narW}\langle w_1 \rangle \prec_{\pi} \text{nrW}\langle w_2, - \rangle \end{array} \right) \end{array} \right) \\
& \wedge \left(\begin{array}{l} a_1 \in (\text{RCAS} \cup \text{RFAA}) \wedge a_2 \in \text{Put} \wedge \text{nlR}\langle -, -, a_2, w_2 \rangle \prec_{\pi} \text{nrW}\langle w_2, e_2 \rangle \prec_{\pi} \text{CN}\langle e_2 \rangle \\ \implies \left(\begin{array}{l} a_1 \in \text{RCAS} \wedge \text{naF}\langle -, -, a_1, w_1 \rangle \prec_{\pi} \text{nlW}\langle w_1, - \rangle \prec_{\pi} \text{CN}\langle e_2 \rangle \\ \vee \text{narR}\langle -, -, a_1, w_1, - \rangle \prec_{\pi} \text{nlW}\langle w_1, - \rangle \prec_{\pi} \text{CN}\langle e_2 \rangle \end{array} \right) \end{array} \right) \\
& \wedge \left(\begin{array}{l} a_1 \in (\text{RCAS} \cup \text{RFAA}) \wedge a_2 \in \text{RCAS} \wedge \text{naF}\langle -, -, a_2, - \rangle \in \pi \\ \implies \left(\begin{array}{l} a_1 \in \text{RCAS} \wedge \text{naF}\langle -, -, a_1, - \rangle \prec_{\pi} \text{naF}\langle -, -, a_2, - \rangle \\ \vee \text{narR}\langle -, -, a_1, -, w_1 \rangle \prec_{\pi} \text{narW}\langle w_1 \rangle \prec_{\pi} \text{naF}\langle -, -, a_2, - \rangle \end{array} \right) \end{array} \right) \\
& \wedge \left(\begin{array}{l} a_1, a_2 \in (\text{RCAS} \cup \text{RFAA}) \wedge \text{narR}\langle -, -, a_2, -, - \rangle \in \pi \\ \implies \left(\begin{array}{l} a_1 \in \text{RCAS} \wedge \text{naF}\langle -, -, a_1, w_1 \rangle \prec_{\pi} \text{narR}\langle -, -, a_2, -, - \rangle \\ \vee \text{narR}\langle -, -, a_1, -, w_1 \rangle \prec_{\pi} \text{narW}\langle w_1 \rangle \prec_{\pi} \text{narR}\langle -, -, a_2, -, - \rangle \end{array} \right) \end{array} \right) \\
& \wedge \left(\begin{array}{l} a_1, a_2 \in (\text{RCAS} \cup \text{RFAA}) \wedge \left(\begin{array}{l} a_1 \in \text{RCAS} \wedge \text{naF}\langle -, -, a_2, w_2 \rangle \prec_{\pi} \text{nlW}\langle w_2, - \rangle \\ \vee \text{narR}\langle -, -, a_2, w_2, - \rangle \prec_{\pi} \text{nlW}\langle w_2, - \rangle \end{array} \right) \\ \implies \left(\begin{array}{l} a_1 \in \text{RCAS} \wedge \text{naF}\langle -, -, a_1, w_1 \rangle \prec_{\pi} \text{nlW}\langle w_1, - \rangle \prec_{\pi} \text{nlW}\langle w_2, - \rangle \\ \vee \text{narR}\langle -, -, a_1, w_1, - \rangle \prec_{\pi} \text{nlW}\langle w_1, - \rangle \prec_{\pi} \text{nlW}\langle w_2, - \rangle \end{array} \right) \end{array} \right)
\end{aligned}$$

NIC Atomicity.

$$\text{nicAtomicity}(\pi) \triangleq \forall a_1, a_2, r, w.$$

$$\left(\begin{array}{l} \lambda_1 = \text{narR}\langle r_1, -, a_1, -, w \rangle \\ \wedge \lambda_2 \in \{\text{naF}\langle -, -, a_2, - \rangle, \text{narR}\langle -, -, a_2, -, - \rangle\} \\ \wedge a_1, a_2 \in \text{rRMW} \wedge \bar{n}(a_1) = \bar{n}(a_2) \wedge \lambda_1 \prec_{\pi} \lambda_2 \end{array} \right) \implies \text{B}\langle w \rangle \prec_{\pi} \lambda_2$$

Read Order.

$$\begin{aligned}
\text{wfrd}(\pi) & \triangleq \forall \pi_2, r, w, \pi_1. \pi = \pi_2 \cdot \text{lR}\langle r, w \rangle \cdot \pi_1 \implies \text{wfrdCPU}(r, w, \pi_1) \\
& \wedge \forall \pi_2, u, w, \pi_1. \pi = \pi_2 \cdot \text{CAS}\langle u, w \rangle \cdot \pi_1 \implies \text{wfrdCPU}(u, w, \pi_1) \\
& \wedge \forall \pi_2, r, w, \pi_1. \pi = \pi_2 \cdot \text{nlR}\langle r, w, -, - \rangle \cdot \pi_1 \implies \text{wfrdNIC}(r, w, \pi_1) \\
& \wedge \forall \pi_2, r, w, \pi_1. \pi = \pi_2 \cdot \text{nrR}\langle r, w, -, - \rangle \cdot \pi_1 \implies \text{wfrdNIC}(r, w, \pi_1) \\
& \wedge \forall \pi_2, r, w, \pi_1. \pi = \pi_2 \cdot \text{naF}\langle r, w, -, - \rangle \cdot \pi_1 \implies \text{wfrdNIC}(r, w, \pi_1) \\
& \wedge \forall \pi_2, r, w, \pi_1. \pi = \pi_2 \cdot \text{narR}\langle r, w, -, -, - \rangle \cdot \pi_1 \implies \text{wfrdNIC}(r, w, \pi_1)
\end{aligned}$$

$$\begin{aligned}
\text{wfrdCPU}(r, w, \pi) &\triangleq \left(\begin{aligned} &\exists \pi_2, \lambda, \pi_1. \pi = \pi_2 \cdot \lambda \cdot \pi_1 \\ &\wedge \lambda \in \{\mathbf{B}\langle w \rangle, \mathbf{CAS}\langle w, - \rangle\} \\ &\wedge \{\mathbf{B}\langle w' \rangle, \mathbf{CAS}\langle w', - \rangle \in \pi_2 \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset \\ &\wedge \left\{ w' \mid \begin{array}{l} \mathbf{1W}\langle w' \rangle \in \pi \wedge \mathbf{B}\langle w' \rangle \notin \pi \wedge \\ \text{loc}(w') = \text{loc}(r) \wedge t(w') = t(r) \end{array} \right\} = \emptyset \end{aligned} \right) \\
&\vee \left(\begin{aligned} &\exists \pi_2, \lambda, \pi_1. \pi = \pi_2 \cdot \lambda \cdot \pi_1 \\ &\wedge \lambda = \mathbf{1W}\langle w \rangle \wedge t(w) = t(r) \wedge \mathbf{B}\langle w \rangle \notin \pi_2 \\ &\wedge \{\mathbf{1W}\langle w' \rangle \in \pi_2 \mid \text{loc}(w') = \text{loc}(r) \wedge t(w') = t(r)\} = \emptyset \end{aligned} \right) \\
&\vee \left(\begin{aligned} &w = \text{init}_{\text{loc}(w)} \wedge \\ &\left\{ \begin{array}{l} \mathbf{B}\langle w' \rangle, \mathbf{CAS}\langle w', - \rangle \in \pi, \mid \text{loc}(w') = \text{loc}(r) \wedge \\ \mathbf{1W}\langle w'' \rangle \in \pi \mid \text{loc}(w'') = \text{loc}(r) \wedge t(w'') = t(r) \end{array} \right\} = \emptyset \end{aligned} \right) \\
\text{wfrdNIC}(r, w, \pi) &\triangleq \left(\begin{aligned} &\exists \pi_2, \lambda, \pi_1. \pi = \pi_2 \cdot \lambda \cdot \pi_1 \\ &\wedge \lambda \in \{\mathbf{B}\langle w \rangle, \mathbf{CAS}\langle w, - \rangle\} \\ &\wedge \{\mathbf{B}\langle w' \rangle, \mathbf{CAS}\langle w', - \rangle \in \pi_2 \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset \end{aligned} \right) \\
&\vee \left(\begin{aligned} &w = \text{init}_{\text{loc}(w)} \wedge \\ &\{\mathbf{B}\langle w' \rangle, \mathbf{CAS}\langle w', - \rangle \in \pi \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset \end{aligned} \right)
\end{aligned}$$

Well-formed path.

$$\begin{aligned}
\text{wfp}(\pi) &\triangleq \quad \text{nodup}(\pi) \\
&\quad \wedge \text{backComp}(\pi) \\
&\quad \wedge \text{bufFlushOrd}(\pi) \\
&\quad \wedge \text{pollOrder}(\pi) \\
&\quad \wedge \text{nicActOrder}(\pi) \\
&\quad \wedge \text{nicAtomicity}(\pi) \\
&\quad \wedge \text{wfrd}(\pi)
\end{aligned}$$

Definition 21.

$$\begin{aligned}
\text{wf}(\mathbf{M}, \mathbf{B}, \mathbf{A}, \mathbf{QP}, \pi) &\triangleq \quad \text{wfp}(\pi) \\
&\quad \wedge \forall x \in \text{Loc}. \mathbf{M}(x) = \text{read}(\pi, x) \\
&\quad \wedge \forall t \in \text{Tid}. \mathbf{B}(t) = \text{mkbuff}(\varepsilon, t, \pi) \\
&\quad \wedge \forall n \in \text{Node}. \mathbf{A}(n) = \text{chkatm}(n, \pi) \\
&\quad \wedge \forall t \in \text{Tid}. \forall \bar{n} \in (\text{Node} \setminus \{n(t)\}). \left(\begin{aligned} &\mathbf{QP}(t)(\bar{n}).\mathbf{pipe} = \text{mkpipe}(\varepsilon, t, \bar{n}, \pi) \\ &\mathbf{QP}(t)(\bar{n}).\mathbf{wb}_R = \text{mkwbR}(\varepsilon, t, \bar{n}, \pi) \\ &\mathbf{QP}(t)(\bar{n}).\mathbf{wb}_L = \text{mkwbL}(\varepsilon, t, \bar{n}, \pi) \end{aligned} \right)
\end{aligned}$$

Where, the functions read , mksbuff , chkatm , mkpipe , mkwbR , and mkwbL are defined below.

$$\begin{aligned}\text{read}(\lambda \cdot \pi, x) &\triangleq \begin{cases} w & \lambda \in \{\mathbf{B}\langle w \rangle, \mathbf{CAS}\langle w, - \rangle\} \wedge \text{loc}(w) = x \\ \text{read}(\pi, x) & \text{otherwise} \end{cases} \\ \text{read}(\varepsilon, x) &\triangleq \text{init}_x\end{aligned}$$

$$\begin{aligned}\text{mksbuff}(\mathbf{b}, t, \varepsilon) &\triangleq \mathbf{b} \\ \text{mksbuff}(\mathbf{b}, t, \pi \cdot \lambda) &\triangleq \begin{cases} \text{mksbuff}(w \cdot \mathbf{b}, t, \pi) & \lambda = \mathbf{1W}\langle w \rangle \wedge t(w) = t \wedge \mathbf{B}\langle w \rangle \notin \pi \\ \text{mksbuff}(a \cdot \mathbf{b}, t, \pi) & \lambda = \mathbf{Push}\langle a \rangle \wedge \mathbf{NIC}\langle a \rangle \notin \pi \wedge t(a) = t \\ \text{mksbuff}(\mathbf{b}, t, \pi) & \text{otherwise} \end{cases}\end{aligned}$$

$$\text{chkatm}(n, \pi) \triangleq \begin{cases} \perp & \forall w. \left(\begin{array}{l} \mathbf{narR}\langle -, -, a, -, w \rangle \in \pi \\ \wedge \bar{n}(a) = n \end{array} \right) \implies \mathbf{B}\langle w \rangle \in \pi \\ \top & \text{otherwise} \end{cases}$$

$$\text{mkpipe}(\mathbf{pipe}, t, \bar{n}, \varepsilon) \triangleq \mathbf{pipe}$$

$$\text{mkpipe}(\mathbf{pipe}, t, \bar{n}, \pi \cdot \lambda) \triangleq \begin{cases} \text{mkpipe}(a \cdot \mathbf{pipe}, t, \bar{n}, \pi) & \text{if } \left(\begin{array}{l} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \mathbf{NIC}\langle a \rangle \\ \wedge \mathbf{n1R}\langle -, -, a, - \rangle \notin \pi \wedge \mathbf{nrR}\langle -, -, a, - \rangle \notin \pi \\ \wedge \mathbf{nF}\langle a \rangle \notin \pi \wedge \mathbf{naF}\langle -, -, a, - \rangle \notin \pi \\ \wedge \mathbf{narR}\langle -, -, a, -, - \rangle \notin \pi \end{array} \right) \\ \text{mkpipe}(w \cdot \mathbf{pipe}, t, \bar{n}, \pi) & \text{if } \left(\begin{array}{l} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \mathbf{NIC}\langle a \rangle \\ \wedge \mathbf{n1R}\langle -, -, a, w \rangle \in \pi \wedge \mathbf{nrW}\langle w, - \rangle \notin \pi \end{array} \right) \\ \text{mkpipe}(e \cdot \mathbf{pipe}, t, \bar{n}, \pi) & \text{if } \left(\begin{array}{l} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \mathbf{NIC}\langle a \rangle \\ \wedge \mathbf{n1R}\langle -, -, a, w \rangle \in \pi \wedge \mathbf{nrW}\langle w, e \rangle \in \pi \\ \wedge \mathbf{CN}\langle e \rangle \notin \pi \end{array} \right) \\ \text{mkpipe}(w \cdot \mathbf{pipe}, t, \bar{n}, \pi) & \text{if } \left(\begin{array}{l} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \mathbf{NIC}\langle a \rangle \\ \wedge \mathbf{nrR}\langle -, -, a, w \rangle \in \pi \wedge \mathbf{n1W}\langle w, - \rangle \notin \pi \end{array} \right) \\ \text{mkpipe}(w \cdot \mathbf{pipe}, t, \bar{n}, \pi) & \text{if } \left(\begin{array}{l} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \mathbf{NIC}\langle a \rangle \\ \wedge \mathbf{naF}\langle -, -, a, w \rangle \in \pi \wedge \mathbf{n1W}\langle w, - \rangle \notin \pi \end{array} \right) \\ \text{mkpipe}(w \cdot w' \cdot \mathbf{pipe}, t, \bar{n}, \pi) & \text{if } \left(\begin{array}{l} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \mathbf{NIC}\langle a \rangle \\ \wedge \mathbf{narR}\langle -, -, a, w, w' \rangle \in \pi \wedge \mathbf{narW}\langle w' \rangle \notin \pi \end{array} \right) \\ \text{mkpipe}(\mathbf{pipe}, t, \bar{n}, \pi) & \text{otherwise} \end{cases}$$

$$\text{mkwbR}(\mathbf{wbR}, t, \bar{n}, \varepsilon) \triangleq \mathbf{wbR}$$

$$\text{mkwbR}(\mathbf{wb}_R, t, \bar{n}, \pi \cdot \lambda) \triangleq \begin{cases} \text{mkwbR}(w \cdot \mathbf{wb}_R, t, \bar{n}, \pi) & \text{if } \left(\begin{array}{l} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \mathbf{B}\langle w \rangle \notin \pi \\ \wedge \lambda \in \{\mathbf{nrW}\langle w, - \rangle, \mathbf{narW}\langle w \rangle\} \end{array} \right) \\ \text{mkwbR}(\mathbf{wb}_R, t, \bar{n}, \pi) & \text{otherwise} \end{cases}$$

$$\text{mkwbL}(\mathbf{wb}_L, t, \bar{n}, \varepsilon) \triangleq \mathbf{wb}_L$$

$$\text{mkwbL}(\mathbf{wb}_L, t, \bar{n}, \pi \cdot \lambda) \triangleq \begin{cases} \text{mkwbL}(e \cdot w \cdot \mathbf{wb}_L, t, \bar{n}, \pi) & \text{if } \left(\begin{array}{l} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \mathbf{n1W}\langle w, e \rangle \\ \wedge \mathbf{B}\langle w \rangle \notin \pi \wedge \mathbf{P}\langle -, e \rangle \notin \pi \end{array} \right) \\ \text{mkwbL}(e \cdot \mathbf{wb}_L, t, \bar{n}, \pi) & \text{if } \left(\begin{array}{l} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \mathbf{n1W}\langle w, e \rangle \\ \wedge \mathbf{B}\langle w \rangle \in \pi \wedge \mathbf{P}\langle -, e \rangle \notin \pi \end{array} \right) \\ \text{mkwbL}(e \cdot \mathbf{wb}_L, t, \bar{n}, \pi) & \text{if } \left(\begin{array}{l} t(\lambda) = t \wedge \bar{n}(\lambda) = \bar{n} \wedge \lambda = \mathbf{CN}\langle e \rangle \\ \wedge \mathbf{P}\langle -, e \rangle \notin \pi \end{array} \right) \\ \text{mkwbL}(\mathbf{wb}_L, t, \bar{n}, \pi) & \text{otherwise} \end{cases}$$

Theorem 8. For all $P, P', M, M', B, B', A, A', QP, QP', \pi, \pi'$:

- $\text{wf}(M_0, B_0, A_0, QP_0, \varepsilon)$;
- if $P, M, B, A, QP, \pi \Rightarrow P', M', B', A', QP', \pi'$ and $\text{wf}(M, B, A, QP, \pi)$ then $\text{wf}(M', B', A', QP', \pi')$;
- if $P, M_0, B_0, A_0, QP_0, \varepsilon \Rightarrow^* (\lambda t.\text{skip}), M, B_0, A_0, QP, \pi$ such that for all $t, \bar{n}$ we have $QP(t)(\bar{n}) = \langle \varepsilon, \varepsilon, \mathbf{nEX}^* \rangle$, then $\text{wf}(M, B_0, A_0, QP, \pi)$ and $\text{complete}(\pi)$.

The proof of the first part follows trivially from the definitions of M_0, B_0, A_0 , and QP_0 . The second part is proved by induction on the structure of $\Rightarrow$. The last part follows from the previous two parts and induction on the length of $\Rightarrow^*$, as well as how the definition of wf on empty store buffers and queue pairs (regardless of $\mathbf{nEX}$ in $\mathbf{wb}_L$) implies $\text{complete}(\pi)$.

D.5 From Annotated Semantics to Declarative Semantics

We define

$$\text{getEG}(\pi) \triangleq \begin{cases} (\text{Event}, \text{po}, \text{rf}, \text{pf}, \text{mo}, \text{nfo}, \text{rao}) & \text{if } \text{wfp}(\pi) \wedge \text{complete}(\pi) \\ \text{undefined} & \text{otherwise} \end{cases}$$

with

$$\text{Event} \triangleq \text{Event}_0 \cup \{\text{getA}(\lambda) \mid \lambda \in \pi\}$$

Recall that Event_0 is the set of initialisation events $\{\text{init}_x \mid x \in \text{Loc}\}$, where $l(\text{init}_x) = 1W(x, 0)$

$$\text{getA} : \text{ALabel} \rightarrow \text{Event}$$

$$\begin{array}{ll} \text{getA}(1R\langle r, - \rangle) \triangleq r & \text{getA}(\text{narR}\langle r, -, -, - \rangle) \triangleq r \\ \text{getA}(1W\langle w \rangle) \triangleq w & \text{getA}(\text{narW}\langle w \rangle) \triangleq w \\ \text{getA}(\text{CAS}\langle u, - \rangle) \triangleq u & \text{getA}(\text{P}\langle p, - \rangle) \triangleq p \\ \text{getA}(\text{F}\langle f \rangle) \triangleq f & \text{getA}(\text{nF}\langle f \rangle) \triangleq f \\ \text{getA}(\text{n1R}\langle r, -, -, - \rangle) \triangleq r & \text{getA}(\text{B}\langle w \rangle) \triangleq w \\ \text{getA}(\text{nrW}\langle w \rangle) \triangleq w & \text{getA}(\text{Push}\langle - \rangle) \text{ is undefined} \\ \text{getA}(\text{nrR}\langle r, -, -, - \rangle) \triangleq r & \text{getA}(\text{NIC}\langle - \rangle) \text{ is undefined} \\ \text{getA}(\text{n1W}\langle w, - \rangle) \triangleq w & \text{getA}(\text{CN}\langle - \rangle) \text{ is undefined} \\ \text{getA}(\text{naF}\langle r, -, -, - \rangle) \triangleq r & \text{getA}(\mathcal{E}\langle - \rangle) \text{ is undefined} \end{array}$$

We define $\text{getI}\lambda(-, \pi)$ and $\text{getO}\lambda(-, \pi)$ to perform the reverse operation of getA . In the case of write events, $\text{getI}\lambda(-, \pi)$ retrieves the first label sending the write to the buffer, while $\text{getO}\lambda(-, \pi)$ retrieves the second label committing the write to memory.

$$\text{getI}\lambda(-, \pi), \text{getO}\lambda(-, \pi) : \{\text{getA}(\lambda) \mid \lambda \in \pi\} \rightarrow \text{ALabel}$$

For all $\lambda \in \pi$:

- if $\text{type}(\lambda) \in \{1R, \text{CAS}, \text{F}, \text{P}, \text{n1R}, \text{nrR}, \text{narR}, \text{naF}, \text{nF}\}$,
then $\text{getI}\lambda(\text{getA}(\lambda), \pi) \triangleq \text{getO}\lambda(\text{getA}(\lambda), \pi) \triangleq \lambda$;
- if $\text{type}(\lambda) \in \{1W, \text{n1W}, \text{nrW}, \text{narW}\}$,
then $\text{getI}\lambda(\text{getA}(\lambda), \pi) \triangleq \lambda$ while $\text{getO}\lambda(\text{getA}(\lambda), \pi) \triangleq \text{B}\langle \lambda \rangle$.
- if $\lambda = \text{B}\langle w \rangle$, then from $\text{backComp}(\pi)$ there is $\lambda' \prec_\pi \lambda$ such that $\text{type}(\lambda') \in \{1W, \text{n1W}, \text{nrW}, \text{narW}\}$ and $\text{getA}(\lambda') = \text{getA}(\lambda) = w$. From the previous case, we have $\text{getI}\lambda(w, \pi) \triangleq \lambda'$ and $\text{getO}\lambda(w, \pi) \triangleq \lambda$.

From this we define two relations **IB** and **OB** on Event total on all meaningful events by copying the ordering in π .

$$\mathbf{IB} \triangleq \{(e_1, e_2) \mid \text{getl}\lambda(e_1, \pi) \prec_{\pi} \text{getl}\lambda(e_2, \pi)\} \cup (\text{Event}_0 \times (\text{Event} \setminus \text{Event}_0))$$

$$\mathbf{OB} \triangleq \{(e_1, e_2) \mid \text{getO}\lambda(e_1, \pi) \prec_{\pi} \text{getO}\lambda(e_2, \pi)\} \cup (\text{Event}_0 \times (\text{Event} \setminus \text{Event}_0))$$

From $\text{wfp}(\pi)$, **IB** and **OB** are transitive and irreflexive. Note: we could make **IB** and **OB** total by adding an arbitrary total order on Event_0 .

$$\mathbf{rf} \triangleq \left\{ (w, r) \mid \begin{array}{l} \mathbf{lr}\langle r, w \rangle \in \pi \vee \mathbf{nlr}\langle r, w, -, - \rangle \in \pi \vee \mathbf{nrR}\langle r, w, -, - \rangle \in \pi \vee \mathbf{CAS}\langle r, w \rangle \in \pi \\ \vee \mathbf{narR}\langle r, w, -, -, - \rangle \in \pi \vee \mathbf{naF}\langle r, w, -, - \rangle \in \pi \end{array} \right\}$$

$$\mathbf{pf} \triangleq \left\{ (w, p) \mid \begin{array}{l} \mathbf{nlW}\langle w, e \rangle \prec_{\pi} \mathbf{P}\langle p, e \rangle \\ \vee \mathbf{nrW}\langle w, e \rangle \prec_{\pi} \mathbf{P}\langle p, e \rangle \end{array} \right\}$$

$$\lambda \text{ generates } e \text{ in } \pi \triangleq \left(\begin{array}{l} \lambda \in \{\mathbf{lr}\langle e, - \rangle, \mathbf{lW}\langle e \rangle, \mathbf{CAS}\langle e, - \rangle, \mathbf{Push}\langle e \rangle, \mathbf{P}\langle e, - \rangle, \mathbf{F}\langle e \rangle\} \\ \vee \lambda = \mathbf{Push}\langle a \rangle \wedge \left(\begin{array}{l} \lambda \prec_{\pi} \mathbf{nlr}\langle e, -, a, - \rangle \\ \vee \lambda \prec_{\pi} \mathbf{nlr}\langle -, -, a, e \rangle \\ \vee \lambda \prec_{\pi} \mathbf{nrR}\langle e, -, a, - \rangle \\ \vee \lambda \prec_{\pi} \mathbf{nrR}\langle -, -, a, e \rangle \\ \vee \lambda \prec_{\pi} \mathbf{naF}\langle e, -, a, - \rangle \\ \vee \lambda \prec_{\pi} \mathbf{naF}\langle -, -, a, e \rangle \\ \vee \lambda \prec_{\pi} \mathbf{narR}\langle e, -, a, -, - \rangle \\ \vee \lambda \prec_{\pi} \mathbf{narR}\langle -, -, a, e, - \rangle \\ \vee \lambda \prec_{\pi} \mathbf{narR}\langle -, -, a, -, e \rangle \end{array} \right) \end{array} \right)$$

$$\mathbf{po} \triangleq \left(\begin{array}{l} \text{Event}_0 \times (\text{Event} \setminus \text{Event}_0) \\ \cup \left\{ (e_1, e_2) \mid \begin{array}{l} \lambda_1 \prec_{\pi} \lambda_2 \wedge t(\lambda_1) = t(\lambda_2) \\ \wedge \lambda_1 \text{ generates } e_1 \text{ in } \pi \\ \wedge \lambda_2 \text{ generates } e_2 \text{ in } \pi \end{array} \right\} \\ \cup \left\{ (r, w) \mid \begin{array}{l} \mathbf{nlr}\langle r, -, -, w \rangle \in \pi \\ \vee \mathbf{nrR}\langle r, -, -, w \rangle \in \pi \\ \vee \mathbf{naF}\langle r, -, -, w \rangle \in \pi \\ \vee \mathbf{narR}\langle r, -, -, -, w \rangle \in \pi \end{array} \right\} \\ \cup \{(w_1, w_2) \mid \mathbf{narR}\langle -, -, -, w_2, w_1 \rangle \in \pi\} \end{array} \right)$$

$$\mathbf{mo} \triangleq \left\{ (w_1, w_2) \mid \begin{array}{l} w_1 = \text{init}_x \\ \wedge (\mathbf{B}\langle w_2 \rangle \in \pi \vee \mathbf{CAS}\langle w_2, - \rangle \in \pi) \\ \wedge \text{loc}(w_1) = x = \text{loc}(w_2) \end{array} \right\} \cup \left\{ (w_1, w_2) \mid \begin{array}{l} \lambda_1 \prec_{\pi} \lambda_2 \\ \wedge \lambda_1 \in \{\mathbf{B}\langle w_1 \rangle, \mathbf{CAS}\langle w_1, - \rangle\} \\ \wedge \lambda_2 \in \{\mathbf{B}\langle w_2 \rangle, \mathbf{CAS}\langle w_2, - \rangle\} \\ \wedge \text{loc}(w_1) = \text{loc}(w_2) \end{array} \right\}$$

$$\text{nfo} \triangleq \left(\begin{array}{l} \{(r, w) \mid \text{sameqp}(r, w) \wedge \text{nLR}\langle r, -, -, - \rangle \prec_{\pi} \text{nIW}\langle w, - \rangle \prec_{\pi} \text{B}\langle w \rangle\} \\ \cup \{(r, w) \mid \exists \lambda_r, \lambda_w. \text{sameqp}(r, w) \wedge \lambda_r \prec_{\pi} \lambda_w \prec_{\pi} \text{B}\langle w \rangle\} \\ \cup \{(w, r) \mid \text{sameqp}(w, r) \wedge \text{nIW}\langle w, - \rangle \prec_{\pi} \text{B}\langle w \rangle \prec_{\pi} \text{nLR}\langle r, -, -, - \rangle\} \\ \cup \{(w, r) \mid \exists \lambda_r, \lambda_w. \text{sameqp}(w, r) \wedge \lambda_w \prec_{\pi} \text{B}\langle w \rangle \prec_{\pi} \lambda_r\} \end{array} \right)$$

where $\lambda_r \in \{\text{nrR}\langle r', \dots \rangle, \text{naF}\langle r', \dots \rangle, \text{narR}\langle r', \dots \rangle\}$
 $\lambda_w \in \{\text{nrW}\langle w, - \rangle, \text{narW}\langle w \rangle\}$

$$\text{rao} \triangleq \left(\left\{ (r_1, r_2) \mid \bar{n}(a_1) = \bar{n}(a_2) \wedge \left(\begin{array}{l} \lambda_1 \prec_{\pi} \lambda_2 \\ \wedge \lambda_1 \in \{\text{naF}\langle r_1, a_1, \dots \rangle, \text{narR}\langle r_1, a_1, \dots \rangle\} \\ \wedge \lambda_2 \in \{\text{naF}\langle r_2, a_2, \dots \rangle, \text{narR}\langle r_2, a_2, \dots \rangle\} \end{array} \right) \right\} \right)$$

From an execution graph $E = \text{getEG}(\pi)$, we use the definitions of the paper to define **oppo**, **ippo**, **rf_i**, **rf_e**, **rb**, **rb_i**, **ar**, **ob**, and **ib**.

Lemma 2. $w \in \text{nIW} \implies \exists r. \left(\begin{array}{l} r \in \text{nrR} \wedge (r, w) \in \text{po}|_{\text{imm}} \\ \vee r \in \text{narR} \wedge (r, w) \in \text{po}|_{\text{imm}} \cup (\text{po}|_{\text{imm}})^2 \end{array} \right)$

Proof. By definition of po, we can only have such $w \in \text{nIW}$ if there is some $\lambda = \text{Push}\langle a \rangle$ which generates w in π . Then we can consider the cases of a such that $\text{Push}\langle a \rangle$ generates some $w \in \text{nIW}$. Either:

- $a \in \text{Put}$, then there is some $r \in \text{nrR}$ with $(r, w) \in \text{po}|_{\text{imm}}$
- $a \in \text{RCAS} \cup \text{RFAA}$, then there is some $r \in \text{narR}$ with either $(r, w) \in \text{po}|_{\text{imm}}$ (in the case of a failed RCAS) or $(r, w) \in (\text{po}|_{\text{imm}})^2$ (in the case of a successful RCAS or RFAA)

Theorem 9. $\text{getEG}(\pi)$ is well-formed.

Proof. We need to check the conditions of a pre-execution (Def. 18) and of well-formedness (Def. 19). For the pre-execution conditions:

- Checking $\text{Event}^0 \times (\text{Event} \setminus \text{Event}^0) \subseteq \text{po}$:
by definition.
- Checking po is a union of strict partial orders each on one thread:
If $t(e_1) \neq t(e_2)$, then $(e_1, e_2) \notin \text{po}$ and $(e_2, e_1) \notin \text{po}$ by definition. If $t(e_1) = t(e_2)$, then either $(e_1, e_2) \in \text{po}$ or $(e_2, e_1) \in \text{po}$. This comes from the second case of the definition of po: if there is λ_1 and λ_2 such that λ_i generates e_i in π , then either $\lambda_1 \prec_{\pi} \lambda_2$ or $\lambda_2 \prec_{\pi} \lambda_1$.
- Checking that **rf** is functional on its range:
If $r \in \mathcal{R} \subseteq \{\text{getA}(\lambda) \mid \lambda \in \pi\}$, then we have either $\text{LR}\langle r, - \rangle$, $\text{nLR}\langle r, -, -, - \rangle$, $\text{nrR}\langle r, -, -, - \rangle$, $\text{naF}\langle r, -, -, - \rangle$, or $\text{narR}\langle r, -, -, - \rangle$ in π , and r have at least one antecedent.
If $(w, r) \in \text{rf}$, let us assume $r \in \text{nLR}$, then by definition $\text{nLR}\langle r, w, -, - \rangle \in \pi$. Since $\text{nodup}(\pi)$, for all $w' \neq w$, we have $\text{nLR}\langle r, w', -, - \rangle \notin \pi$, and syntactically we cannot write $\text{LR}\langle r, - \rangle$ or $\text{nrR}\langle r, -, -, - \rangle$, so $(w', r) \notin \text{rf}$. Similarly, $r \in \text{LR}$, $r \in \text{nrR}$, $r \in \text{naF}$ or $r \in \text{narR}$ only have one antecedent.

- Checking that **rf** relates events on the same location with matching values:
By syntactic definition of the annotated labels **lR**, **nlR**, **nrR**, **naF** and **narR**, e.g., $\text{lR}\langle r, w \rangle \implies \text{eq}_{\text{loc}\&\text{v}}(r, w)$.
- Checking that **mo** is a union of strict total orders for writes on each variables:
By definition of **mo**, given that we have $\text{complete}(\pi)$, e.g., if $\text{lW}\langle w \rangle \in \pi$ then $\text{B}\langle w \rangle \in \pi$.
- Checking that **pf** $\subseteq \text{po} \cap \text{sqp}$:
If $(w, p) \in \text{pf}$ with $w \in \text{nlW}$ (resp. **nrW**), then we have $\text{nlW}\langle w, e \rangle \prec_{\pi} \text{P}\langle p, e \rangle$. There is λ such that λ generates w in π , and we have $\lambda \prec_{\pi} \text{nlW}\langle w, e \rangle \prec_{\pi} \text{P}\langle p, e \rangle$. Also, $t(p) = t(w)$ and $\bar{n}(p) = \bar{n}(e) = \bar{n}(w)$, so we have $(w, p) \in \text{po}$ and $(w, p) \in \text{sqp}$.
- Checking that **pf** is functional on its domain:
If $(w, p) \in \text{pf}$ with $w \in \text{nlW}$ (resp. **nrW**), then we have $\text{nlW}\langle w, e \rangle \prec_{\pi} \text{P}\langle p, e \rangle$. From $\text{nodup}(\pi)$, for all $p' \neq p$ we have $\text{P}\langle p', e \rangle \notin \pi$, so w has at most one image.
- Checking that **pf** is total and functional on its range:
If $p \in \text{Event}$, then there is $e \in \text{nLEX}$ (resp. **nrEX**) such that $\text{P}\langle p, e \rangle \in \pi$. From $\text{backComp}(\pi)$ there is $w \in \text{nlW}$ (resp. **nrW**) such that $\text{nlW}\langle w, e \rangle \prec_{\pi} \text{P}\langle p, e \rangle$, and so $(w, p) \in \text{pf}$. From $\text{nodup}(\pi)$, e cannot be used in another **nlW** (resp. **nrW**) annotated label, and p has exactly one antecedent.
- Checking that for all $(a, b) \in \text{sqp}$, $a \in \text{nrR} \cup \text{naF} \cup \text{narR}$, $b \in \text{nrW} \cup \text{narW}$, (resp. **nlR**/**nlW**) then $(a, b) \in \text{nfo} \cup \text{nfo}^{-1}$:
By definition of **nfo**, given that $\text{bufFlushOrd}(\pi)$ forbids such interleavings as $\text{nrW}\langle w, - \rangle \prec_{\pi} \text{nrR}\langle r, -, - \rangle \prec_{\pi} \text{B}\langle w \rangle$ (resp. **nlW** and **nlR**) when $\text{sameqp}(r, w)$.
- Checking that **rao** is a union of strict total orders for remote atomic reads:
By definition of **rao**.

For the well-formedness conditions:

- (1) Let us assume $(w_1, w_2) \in \text{po} \cap \text{sqp}$ and $(w_2, p_2) \in \text{pf}$. The three events are on the same thread and queue pair.
If $w_1 \in \text{nlW}$, then by $\text{complete}(\pi)$ there is a chain $\text{Push}\langle a_1 \rangle \prec_{\pi} \text{NIC}\langle a_1 \rangle \prec_{\pi} \text{nR} \prec_{\pi} \text{nlW}\langle w_1, e_1 \rangle$ for some **nR** $\in \{\text{nrR}\langle -, -, a_1, w_1 \rangle, \text{naF}\langle -, -, a_1, w_1 \rangle, \text{narR}\langle -, -, a_1, w_1, - \rangle\}$; if $w_1 \in \text{nrW}$, there is instead a chain $\text{Push}\langle a_1 \rangle \prec_{\pi} \text{NIC}\langle a_1 \rangle \prec_{\pi} \text{nlR}\langle -, -, a_1, w_1 \rangle \prec_{\pi} \text{nrW}\langle w_1, e_1 \rangle \prec_{\pi} \text{CN}\langle e_1 \rangle$. Similarly there is a chain for w_2 . By $(w_1, w_2) \in \text{po}$ we have $\text{Push}\langle a_1 \rangle \prec_{\pi} \text{Push}\langle a_2 \rangle$, and by $\text{bufFlushOrd}(\pi)$ we have $\text{NIC}\langle a_1 \rangle \prec_{\pi} \text{NIC}\langle a_2 \rangle$.
Let us call λ_1 the last annotated label on the chain for w_1 , i.e., either $\text{nlW}\langle w_1, e_1 \rangle$ or $\text{CN}\langle e_1 \rangle$. Similarly, λ_2 is the last annotated label on the chain for w_2 . There are four cases to consider, but in all four $\text{nicActOrder}(\pi)$ implies $\lambda_1 \prec_{\pi} \lambda_2$.
Then, from $\text{pollOrder}(\pi)$, there is p_1 such that $\text{P}\langle p_1, e_1 \rangle \prec_{\pi} \text{P}\langle p_2, e_2 \rangle$. By definitions, we have both $(w_1, p_1) \in \text{pf}$ and $(p_1, p_2) \in \text{po}$.
- (2) If $r \in \text{nlR}$, then there is $w \in \text{nrW}$ (taken from $\text{nlR}\langle r, -, -, w \rangle$) such that $(r, w) \in \text{po}_{\text{imm}}$. This is by the last case of definition of po , since there is λ_a such that we have both λ_a generates r in π and λ_a generates w in π .
Similarly for **nrR**/**nlW** and **nrW**/**nlR**.

- (3) If $(r, w) \in \text{po}|_{\text{imm}}$, $\text{type}(r) \in \{\text{n1R}, \text{nrR}\}$, and $\text{type}(w) \in \{\text{n1W}, \text{nrW}\}$, then $(r, w) \in \text{po}$ comes from the third case of the definition of po , and we have either $\text{n1R}\langle r, \neg, \neg, w \rangle$ or $\text{nrR}\langle r, \neg, \neg, w \rangle$ in π . In both cases, we have $v_r(r) = v_w(w)$ by syntactic definition of the annotated labels.
- (4) (a) If $r \in \text{narR}$, then either: There is $\text{naF}\langle r, \neg, \neg, w \rangle \in \pi$ such that $w \in \text{n1W}$ and $(r, w) \in \text{po}|_{\text{imm}}$. This follows from the second case definition of po . There is $\text{narR}\langle r, \neg, \neg, w_2, w_1 \rangle \in \pi$ such that $w_1 \in \text{narW}$, $w_2 \in \text{n1W}$, and $(r, w_1), (w_1, w_2) \in \text{po}|_{\text{imm}}$. This follows from the second and third cases of the definition of po since there is λ_a which generates r, w_1 and w_2 in π . (b) If $w \in \text{narW}$ then $(r, w), (w, w') \in \text{po}|_{\text{imm}}$ with $r \in \text{narR}$ and $w' \in \text{n1W}$ comes from the second case definition of po .
- (5) If $(r, w) \in G.\text{po}|_{\text{imm}}$, $\text{type}(r) = \text{narR}$ and $\text{type}(w) = \text{n1W}$, then (r, w) comes from the second case definition of po and we have $\text{naF}\langle r, \neg, \neg, w \rangle \in \pi$. Then $v_r(r) = v_w(w)$ by the syntax of annotated labels. If $(r, w_1), (w_1, w_2) \in G.\text{po}|_{\text{imm}}$, $\text{type}(r) = \text{narR}$, $\text{type}(w_1) = \text{narW}$ and $\text{type}(w_2) = \text{n1W}$, then (r, w_1) comes from the second case definition of po and (w_1, w_2) from the third case, so we have $\text{narR}\langle r, \neg, \neg, w_2, w_1 \rangle \in \pi$. Then $v_r(r) = v_w(w_2)$ by the syntax of annotated labels.
- (6) Comes from Lem. 2.

Lemma 3. $\text{OB}; [\text{Inst}] \subseteq \text{IB}$ and $[\text{Inst}]; \text{IB} \subseteq \text{OB}$.

Proof. If $(e_1, e_2) \in \text{OB}; [\text{Inst}]$, then $\text{getO}\lambda(e_1, \pi) \prec_\pi \text{getO}\lambda(e_2, \pi) = \text{getl}\lambda(e_2, \pi)$.

- If $e_1 \in \text{Inst}$, then $\text{getO}\lambda(e_1, \pi) = \text{getl}\lambda(e_1, \pi)$, so we have $\text{getl}\lambda(e_1, \pi) \prec_\pi \text{getl}\lambda(e_2, \pi)$ and $(e_1, e_2) \in \text{IB}$.
- If $e_1 \in \{\text{1W}, \text{n1W}, \text{nrW}, \text{narW}\}$, there is λ such that $\text{type}(\lambda) \in \{\text{1W}, \text{n1W}, \text{nrW}, \text{narW}\}$, $\text{getA}(\lambda) = e_1$, and $\text{getl}\lambda(e_1, \pi) = \lambda \prec_\pi \text{B}\langle e_1 \rangle = \text{getO}\lambda(e_1, \pi)$. By transitivity we again have $\text{getl}\lambda(e_1, \pi) \prec_\pi \text{getl}\lambda(e_2, \pi)$ and $(e_1, e_2) \in \text{IB}$.

With a similar reasoning, we can see that $[\text{Inst}]; \text{IB} \subseteq \text{OB}$.

Theorem 10. $\text{getEG}(\pi)$ is consistent.

Proof. From Definition 20, we need to check that both ib and ob are irreflexive. Since IB and OB are irreflexive, it is enough to show that $\text{ib} \subseteq \text{IB}$ and $\text{ob} \subseteq \text{OB}$.

The explicit definition using limits is the following (where $\text{rf}_e \triangleq (\text{rf} \setminus \text{rf}_i)$) includes $(\text{rf} \cap \text{sqp})$ since we assume the PCIE guarantees hold):

$$\begin{aligned}
\text{ib}^0 &\triangleq (\text{ippo} \cup \text{rf} \cup \text{pf} \cup \text{rb}_i \cup \text{nfo})^+ \\
\text{ob}^0 &\triangleq (\text{oppo} \cup \text{rf}_e \cup [\text{n1W}]; \text{pf} \cup \text{rb} \cup \text{nfo} \cup \text{mo} \cup \text{rao} \cup \text{ar}; \text{rao})^+ \\
\text{ib}^{n+1} &\triangleq (\text{ib}^n \cup \text{ob}^n; [\text{Inst}])^+ \\
\text{ob}^{n+1} &\triangleq (\text{ob}^n \cup [\text{Inst}]; \text{ib}^n)^+ \\
\text{ib} &\triangleq \lim_{n \rightarrow \infty} \text{ib}^n \\
\text{ob} &\triangleq \lim_{n \rightarrow \infty} \text{ob}^n
\end{aligned}$$

It is then enough to show that $\text{ib}^0 \subseteq \text{IB}$ and $\text{ob}^0 \subseteq \text{OB}$. Using Lemma 3 above, we can check the induction case:

$$\begin{aligned}\text{ib}^{n+1} &= (\text{ib}^n \cup \text{ob}^n; [\text{Inst}])^+ \subseteq (\text{ib}^n \cup \text{OB}; [\text{Inst}])^+ \subseteq (\text{IB} \cup \text{IB})^+ = \text{IB} \\ \text{ob}^{n+1} &= (\text{ob}^n \cup [\text{Inst}]; \text{ib}^n)^+ \subseteq (\text{ob}^n \cup [\text{Inst}]; \text{IB})^+ \subseteq (\text{OB} \cup \text{OB})^+ = \text{OB}\end{aligned}$$

Since IB and OB are transitive, we need to check the components of ib^0 and ob^0 . There are twelve cases to verify.

- Checking $\text{ippo} \subseteq \text{IB}$.

Let $E^{\text{cpu}} = \{\text{1R}, \text{1W}, \text{CAS}, \text{F}, \text{P}\}$ and $E^{\text{nic}} = \{\text{n1R}, \text{nrR}, \text{narR}, \text{naF}, \text{n1W}, \text{nrW}, \text{narW}, \text{nF}\}$. $[E^{\text{cpu}}]; \text{po} \subseteq \text{IB}$ by definition of po and IB : E^{cpu} are the events for which the same annotated label is used to define po and IB , i.e., $\forall e \in E^{\text{cpu}}, \text{getl}\lambda(e, \pi)$ generates e in π . To check that $[E^{\text{nic}}]; \text{ippo} \subseteq \text{IB}$, there are 36 cases to consider. They are all trivially satisfied by $\text{nicActOrder}(\pi)$ and $\text{backComp}(\pi)$.

- Checking $\text{oppo} \subseteq \text{OB}$.

From above we have $[\text{Inst}]; \text{oppo} \subseteq [\text{Inst}]; \text{ippo} \subseteq [\text{Inst}]; \text{IB} \subseteq \text{OB}$. $[\text{1W}]; \text{po}; [\text{Event} \setminus (\text{1R} \cup \text{P})] \subseteq \text{OB}$ by using $\text{bufFlushOrd}(\pi)$.

For the remaining cases:

- (G7) $[\text{nrW}]; (\text{po} \cap \text{sqp}); [\text{nrW}] \subseteq \text{OB}$ comes from $\text{nicActOrder}(\pi)$ (i.e., $\text{nrW}\langle \dots \rangle \prec_{\pi} \text{nrW}\langle \dots \rangle$) and $\text{bufFlushOrd}(\pi)$ (i.e., $\text{B}\langle \dots \rangle \prec_{\pi} \text{B}\langle \dots \rangle$).
- (G8) $[\text{nrW}]; (\text{po} \cap \text{sqp}); [\text{narR}] \subseteq \text{OB}$ comes from $\text{nicActOrder}(\pi)$ (i.e., $\text{nrW}\langle \dots \rangle \prec_{\pi} \text{narR}\langle \dots \rangle$) and $\text{bufFlushOrd}(\pi)$ (i.e., $\text{B}\langle \dots \rangle \prec_{\pi} \text{narR}\langle \dots \rangle$).
- (G9) If $e_1 \in \text{nrW}$, $e_3 \in \text{narW}$, and $(e_1, e_3) \in (\text{po} \cap \text{sqp})$, then from Def. 19 there is $e_2 \in \text{narR}$ such that $(e_2, e_3) \in \text{po}|_{\text{imm}}$ and thus $(e_1, e_2) \in (\text{po} \cap \text{sqp})$. From case G8 above, we have $(e_1, e_2) \in \text{OB}$. From $\text{backComp}(\pi)$, we have $(e_2, e_3) \in [\text{Inst}]; \text{IB} \subseteq \text{OB}$. Thus $[\text{nrW}]; (\text{po} \cap \text{sqp}); [\text{narW}] \subseteq \text{OB}$.
- (G10) $[\text{nrW}]; (\text{po} \cap \text{sqp}); [\text{nrR}] \subseteq \text{OB}$ comes from $\text{nicActOrder}(\pi)$ (i.e., $\text{nrW}\langle \dots \rangle \prec_{\pi} \text{nrR}\langle \dots \rangle$) and $\text{bufFlushOrd}(\pi)$ (i.e., $\text{nrW}\langle \dots \rangle \prec_{\pi} \text{B}\langle \dots \rangle \prec_{\pi} \text{nrR}\langle \dots \rangle$).
- (G11) If $e_1 \in \text{nrW}$, $e_3 \in \text{n1W}$, and $(e_1, e_3) \in (\text{po} \cap \text{sqp})$, then from Def. 19 there is $e_2 \in (\text{narR} \cup \text{nrR})$ such that $(e_2, e_3) \in \text{po}|_{\text{imm}}^{\{1,2\}}$ and thus $(e_1, e_2) \in (\text{po} \cap \text{sqp})$. Then $(e_1, e_2) \subseteq \text{OB}$ comes from cases G9 and G10 respectively. From $\text{backComp}(\pi)$, we have $(e_2, e_3) \in [\text{Inst}]; \text{IB} \subseteq \text{OB}$. Thus $[\text{nrW}]; (\text{po} \cap \text{sqp}); [\text{n1W}] \subseteq \text{OB}$.
- (I7) $[\text{narW}]; (\text{po} \cap \text{sqp}); [\text{nrW}] \subseteq \text{OB}$ comes from $\text{nicActOrder}(\pi)$ (i.e., $\text{narW}\langle \dots \rangle \prec_{\pi} \text{nrW}\langle \dots \rangle$) and $\text{bufFlushOrd}(\pi)$ (i.e., $\text{B}\langle \dots \rangle \prec_{\pi} \text{B}\langle \dots \rangle$).
- (I8) $[\text{narW}]; (\text{po} \cap \text{sqp}); [\text{narR}] \subseteq \text{OB}$ follows from Def. 19, $\text{nicActOrder}(\pi)$ and $\text{bufFlushOrd}(\pi)$ by similar reasoning to I7.
- (I9) $[\text{narW}]; (\text{po} \cap \text{sqp}); [\text{narW}] \subseteq \text{OB}$ follows similarly to I7.
- (I10) $[\text{narW}]; (\text{po} \cap \text{sqp}); [\text{nrR}] \subseteq \text{OB}$ follows similarly to I7.
- (K11) $[\text{n1W}]; (\text{po} \cap \text{sqp}); [\text{n1W}] \subseteq \text{OB}$ comes from $\text{nicActOrder}(\pi)$ (i.e., $\text{n1W}\langle \dots \rangle \prec_{\pi} \text{n1W}\langle \dots \rangle$) and $\text{bufFlushOrd}(\pi)$ (i.e., $\text{B}\langle \dots \rangle \prec_{\pi} \text{B}\langle \dots \rangle$).
- Checking $\text{rf}_e \subseteq \text{OB}$.
If $(w, r) \in \text{rf}_e$, there is π_1 and π_2 such that $\pi = \pi_2 \cdot \text{getO}\lambda(r, \pi) \cdot \pi_1$, and we use $\text{wfrd}(\pi)$.

- If $r \in \text{1R}$, we have $\text{wfrdCPU}(r, w, \pi_1)$. The definition allow for three different cases. In the first case, $\lambda \in \{\text{B}\langle w \rangle, \text{CAS}\langle w, _ \rangle\}$ is in π_1 ; we have $\lambda = \text{getO}\lambda(w, \pi) \prec_\pi \text{getO}\lambda(r, \pi)$ and so $(w, r) \in \text{OB}$. In the second case, we have $\lambda = \text{1W}\langle w \rangle$ and $t(w) = t(r)$; so $(w, r) \in [\text{1W}]; (\text{rf} \cap \text{sthd}); [\text{1R}] = \text{rf}_i$, which contradicts $(w, r) \in \text{rf}_e = \text{rf} \setminus \text{rf}_i$. In the third case, $w = \text{init}_x$ for some location x , so $(w, r) \in \text{Event}_0 \times (\text{Event} \setminus \text{Event}_0) \subseteq \text{OB}$.
- If $r \in \text{CAS}$, similarly to above, except the second case of $\text{wfrdCPU}(r, w, \pi_1)$ is not possible because of $\text{bufFlushOrd}(\pi)$: $\text{B}\langle w \rangle \notin \pi_1$ while CAS acts as a memory fence.
- If $r \in \text{n1R}$, we have $\text{wfrdNIC}(r, w, \pi_1)$, with two possibilities. In the first case, $\lambda \in \{\text{B}\langle w \rangle, \text{CAS}\langle w, _ \rangle\}$ is in π_1 ; we have $\lambda = \text{getO}\lambda(w, \pi) \prec_\pi \text{getO}\lambda(r, \pi)$ and so $(w, r) \in \text{OB}$. In the second case, $w = \text{init}_x$ for some location x , so $(w, r) \in \text{Event}_0 \times (\text{Event} \setminus \text{Event}_0) \subseteq \text{OB}$.
- If $r \in \text{nrR}$ or narR , similarly to above.
- Checking $\text{rf} \subseteq \text{IB}$.
From above we have $\text{rf}_e = \text{rf}_i$; $[\text{Inst}] \subseteq \text{OB}$; $[\text{Inst}] \subseteq \text{IB}$.
If $(w, r) \in \text{rf}_i \subseteq [\text{1W}]; \text{rf}; [\text{1R}]$, then there is $\text{1R}\langle r, w \rangle \in \pi$. There is π_1 and π_2 such that $\pi = \pi_2 \cdot \text{1R}\langle r, w \rangle \cdot \pi_1$. So by $\text{wfrd}(\pi)$ we have $\text{wfrdCPU}(r, w, \pi_1)$ which implies $\text{1W}\langle w \rangle \prec_\pi \text{1R}\langle r, w \rangle$ and $(w, r) \in \text{IB}$.
- Checking $[\text{n1W}]; \text{pf} \subseteq \text{OB}$.
If $(w, p) \in \text{pf}$ with $w \in \text{n1W}$, then there exists e such that $\text{n1W}\langle w, e \rangle \prec_\pi \text{P}\langle p, e \rangle$. From $\text{backComp}(\pi)$, we have $\text{n1W}\langle w, e \rangle \prec_\pi \text{B}\langle w \rangle \prec_\pi \text{P}\langle p, e \rangle$ and so $(w, p) \in \text{OB}$.
- Checking $\text{pf} \subseteq \text{IB}$.
If $(w, p) \in \text{pf}$, then there exists e such that either $\text{n1W}\langle w, e \rangle \prec_\pi \text{P}\langle p, e \rangle$ or $\text{nrW}\langle w, e \rangle \prec_\pi \text{P}\langle p, e \rangle$. In both cases we immediately have $(w, p) \in \text{IB}$.
- Checking $\text{rb}_i \subseteq \text{IB}$.
If $(r, w') \in \text{rb}_i$ then $r \in \text{1R}$, $w' \in \text{1W}$, $t(r) = t(w')$, and there exists w such that $(w, r) \in \text{rf}$ and $(w, w') \in \text{mo}$. There is π_4 and π_3 such that $\pi = \pi_4 \cdot \text{1R}\langle r, w \rangle \cdot \pi_3$. So by $\text{wfrd}(\pi)$ we have $\text{wfrdCPU}(r, w, \pi_3)$, and there is three cases to consider.
 - In the first case, $\pi_3 = \pi_2 \cdot \lambda_w \cdot \pi_1$, with $\lambda_w \in \{\text{B}\langle w \rangle, \text{CAS}\langle w, _ \rangle\}$, and $\text{B}\langle w' \rangle \notin \pi_2$. Since $(w, w') \in \text{mo}$ we have $\text{B}\langle w' \rangle \notin \pi_1$, and so $\text{B}\langle w' \rangle \notin \pi_3$. The last condition of the first case then gives us $\text{1W}\langle w' \rangle \notin \pi_3$, which implies $(r, w') \in \text{IB}$.
 - In the second case, $\pi_3 = \pi_2 \cdot \lambda_w \cdot \pi_1$, with $\lambda_w = \text{1W}\langle w \rangle$, $\text{thread}(w) = \text{thread}(r)$, and $\text{B}\langle w \rangle \notin \pi_3$. Then w and w' are on the same thread, and by $\text{bufFlushOrd}(\pi)$ and $(w, w') \in \text{mo}$ we have $\text{1W}\langle w \rangle \prec_\pi \text{1W}\langle w' \rangle$ and $\text{1W}\langle w' \rangle \notin \pi_1$. The last condition of the second case gives us $\text{1W}\langle w' \rangle \notin \pi_2$, so $\text{1W}\langle w' \rangle \notin \pi_3$ and $(r, w') \in \text{IB}$.
 - In the last case, $w = \text{init}_x$ for some location x , and we immediately get $\text{1W}\langle w' \rangle \notin \pi_3$, which implies $(r, w') \in \text{IB}$.
- Checking $\text{rb} \subseteq \text{OB}$.
If $(r, w') \in \text{rb}$, then there exists w such that $(w, r) \in \text{rf}$ and $(w, w') \in \text{mo}$. By definition of rf , there is π_4 and π_3 such that $\pi = \pi_4 \cdot \lambda_r \cdot \pi_3$, with $\lambda_r \in \{\text{1R}\langle r, w \rangle, \text{CAS}\langle r, w \rangle, \text{n1R}\langle r, w, _, _ \rangle, \text{nrR}\langle r, w, _, _ \rangle, \text{naF}\langle r, w, _, _ \rangle, \text{narR}\langle r, w, _, _ \rangle\}$. So by $\text{wfrd}(\pi)$ we have either $\text{wfrdNIC}(r, w, \pi_3)$ or $\text{wfrdCPU}(r, w, \pi_3)$, and there are five cases to consider.

- In the first case of $\text{wfrdNIC}(r, w, \pi_3)$, $\pi_3 = \pi_2 \cdot \text{getO}\lambda(w, \pi) \cdot \pi_1$, and $\text{getO}\lambda(w', \pi) \notin \pi_2$. Since $(w, w') \in \text{mo}$ we have $\text{getO}\lambda(w', \pi) \notin \pi_1$, and thus $\text{getO}\lambda(w', \pi) \notin \pi_3$. So $\text{getO}\lambda(w', \pi) \in \pi_4$ and $(r, w') \in \text{OB}$.
- In the last case $\text{wfrdNIC}(r, w, \pi_3)$, $w = \text{init}_x$ for some location x , and we immediately have $\text{getO}\lambda(w', \pi) \notin \pi_3$, which implies $(r, w') \in \text{OB}$.
- For the first case of $\text{wfrdCPU}(r, w, \pi_3)$, same reasoning as for the first case of wfrdNIC .
- For the second case of $\text{wfrdCPU}(r, w, \pi_3)$, $\pi_3 = \pi_2 \cdot \text{getl}\lambda(w, \pi) \cdot \pi_1$, with $\text{thread}(w) = \text{thread}(r)$, and $\text{getO}\lambda(w, \pi) \notin \pi_3$. So $\text{getO}\lambda(w, \pi) \in \pi_4$, and since $(w, w') \in \text{mo}$ we have $\text{getO}\lambda(w', \pi) \in \pi_4$ as well, and $(r, w') \in \text{OB}$.
- For the last case of $\text{wfrdCPU}(r, w, \pi_3)$, same reasoning as for the last case of wfrdNIC .
- Checking $\text{nfo} \subseteq \text{IB}$.
By definition of nfo .
- Checking $\text{nfo} \subseteq \text{OB}$.
By definition of nfo .
- Checking $\text{mo} \subseteq \text{OB}$.
By definition of mo , as what matters are the init_x , $\text{B}\langle w \rangle$, and $\text{CAS}\langle w, - \rangle$ events.
- Checking $\text{rao} \subseteq \text{OB}$.
By definition of rao .
- Checking $\text{ar}; \text{rao} \subseteq \text{OB}$.
If $(w, r_1) \in \text{ar}$ then $\text{narR}\langle r_1, a_1, -, -, w \rangle \in \pi$ for some $a_1 \in \text{rRMW}$, and if $(r_1, r_2) \in \text{rao}$ then $\text{narR}\langle r_1, -, a_1, -, w \rangle \prec_\pi \lambda_r$ for some $\lambda_r \in \{\text{naF}\langle r_2, -, a_2, - \rangle, \text{narR}\langle r_2, -, a_2, -, - \rangle\}$, with $\bar{n}(a_1) = \bar{n}(a_2)$. Then using $\text{nicAtomicity}(\pi)$ we have that $\text{B}\langle w \rangle \prec_\pi \lambda_r$.

D.6 From Declarative Semantics to Annotated Semantics

From a program P and a well-formed consistent execution graph $G = (\text{Event}, \text{po}, \text{rf}, \text{pf}, \text{mo}, \text{nfo}, \text{rao})$, where $(\text{Event}, \text{po})$ is generated by P , we want to reconstruct an annotated semantics execution.

Theorem 11. *ib and ob can be extended into total relations IB and OB on Event such that:*

- IB and OB are irreflexive and transitive;
- $\text{OB}; [\text{Inst}] \subseteq \text{IB}$ and $[\text{Inst}]; \text{IB} \subseteq \text{OB}$.

Proof. We show that if ib is not already total we can extend it (and maybe ob) into a strictly bigger relation satisfying the constraints of the theorem. Let us assume that there is $(a, b) \in \text{Event}^2$ such that $(a, b) \notin \text{ib}$ and $(b, a) \notin \text{ib}$. We arbitrarily decide to include (a, b) in our relation and we define $\text{ib}' = (\text{ib} \cup \{(a, b)\})^+$ and $\text{ob}' = (\text{ob} \cup [\text{Inst}]; \text{ib}')^+$.

Clearly ib' and ob' are transitive, ib' is irreflexive, and $[\text{Inst}]; \text{ib}' \subseteq \text{ob}'$. We need to prove the following two facts: ob' is still irreflexive; and $\text{ob}'; [\text{Inst}] \subseteq \text{ib}'$.

First, let us check that $(\text{ob} \cup [\text{Inst}]; \text{ib}')^+$ is irreflexive. Since ob and $([\text{Inst}]; \text{ib}')$ are both transitive and irreflexive, a cycle would only be possible by alternating between the two components, so it is enough to show that $(\text{ob}; ([\text{Inst}]; \text{ib}'))^+$ is irreflexive. But $(\text{ob}; ([\text{Inst}]; \text{ib}'))^+ = ((\text{ob}; [\text{Inst}]); \text{ib}')^+ \subseteq (\text{ib}; \text{ib}')^+ \subseteq \text{ib}'$ is irreflexive. Thus ob' is irreflexive.

Then, we need to check that $\text{ob}'; [\text{Inst}] \subseteq \text{ib}'$. Using some rewriting, $\text{ob}' = (\text{ob} \cup [\text{Inst}]; \text{ib}')^+ = \text{ob} \cup (\text{ob}^*; ([\text{Inst}]; \text{ib}'))^+; \text{ob}^*$. We know $\text{ob}; [\text{Inst}] \subseteq \text{ib}'$, which also implies $\text{ob}^*; [\text{Inst}] \subseteq \text{ib}'^*$. So $\text{ob}'; [\text{Inst}] = \text{ob}; [\text{Inst}] \cup ((\text{ob}^*; [\text{Inst}]); \text{ib}')^+; (\text{ob}^*; [\text{Inst}]) \subseteq \text{ib}' \cup (\text{ib}'^*; \text{ib}')^+; \text{ib}'^* \subseteq \text{ib}'$.

Once ib is a total relation on Event , we can similarly freely extend ob into a total relation.

We use Theorem 11 above to extend ib and ob into total relations IB and OB .

Since $(\text{Event}, \text{po})$ is derived from P , by Appendix D.2 we have that for all $t \in \text{Tid}$ there are s_t and G_t such that $G_t \in G^t(s_t)$, $P(t) \mapsto s_t$ and $(\text{Event}, \text{po}) = G_{\text{init}}; (\|_{t \in \text{Tid}} G_t)$. We consider each premise of the form $C \mapsto s$, where C is a primitive command, to generate new events and annotated labels.

- If $s = r \in \text{1R}$, from well-formedness conditions, there is w such that $(w, r) \in \text{rf}$ and $\text{eq}_{\text{loc}\&\text{v}}(r, w)$. We create an annotated label $\text{1R}\langle r, w \rangle$.
- If $s = u, s'$ where $u \in \text{CAS}$, from well-formedness conditions, there is w such that $(w, u) \in \text{rf}$ and $\text{eq}_{\text{loc}\&\text{v}}(u, w)$. We create an annotated label $\text{CAS}\langle u, w \rangle$, then process s' .
- If $s = f, r, s'$ where $f \in \text{F}$, $r \in \text{1R}$, and $w \in \text{1W}$, from well-formedness conditions, there is w' such that $(w', r) \in \text{rf}$ and $\text{eq}_{\text{loc}\&\text{v}}(r, w')$. We create annotated labels $\text{F}\langle f \rangle$, $\text{1R}\langle r, w' \rangle$, $\text{1W}\langle w \rangle$ and $\text{B}\langle w \rangle$, then process s' .
- If $s = w \in \text{1W}$, we create annotated labels $\text{1W}\langle w \rangle$ and $\text{B}\langle w \rangle$.
- If $s = f \in \text{F}$, we create annotated labels $\text{F}\langle f \rangle$.

- If $s = r, w$ where $r \in \mathbf{n1R}$ and $w \in \mathbf{nrW}$, we create two events $a \in \mathbf{Put}$ and $e \in \mathbf{nrEX}$, and the annotated labels $\mathbf{Push}\langle a \rangle$, $\mathbf{NIC}\langle a \rangle$, $\mathbf{n1R}\langle r, w', a, w \rangle$ (where $(w', r) \in \mathbf{rf}$), $\mathbf{nrW}\langle w, e \rangle$, $\mathbf{B}\langle w \rangle$, and $\mathbf{CN}\langle e \rangle$. If there is p such that $(w, p) \in \mathbf{pf}$, we also create an annotated label $\mathbf{P}\langle p, e \rangle$. To simplify later definition, we also extend $\mathbf{po}$ such that the event a is placed just before r , and e just after w . I.e., let $\mathbf{po}' = \mathbf{po} \cup \{(e', a) \mid (e', r) \in \mathbf{po}\} \cup \{(a, e') \mid (r, e') \in \mathbf{po}^*\}$ and redefine $\mathbf{po} = \mathbf{po}' \cup \{(e', e) \mid (e', w) \in \mathbf{po}'^*\} \cup \{(e, e') \mid (w, e') \in \mathbf{po}'\}$.
Note: from well-formedness conditions, every $\mathbf{n1R}$ and every $\mathbf{nrW}$ are part of such a pair.
- If $s = r, w$ where $r \in \mathbf{nrR}$ and $w \in \mathbf{n1W}$, we similarly create $a \in \mathbf{Get}$, $e \in \mathbf{n1EX}$, $\mathbf{Push}\langle a \rangle$, $\mathbf{NIC}\langle a \rangle$, $\mathbf{nrR}\langle \dots \rangle$, $\mathbf{n1W}\langle \dots \rangle$, $\mathbf{B}\langle \dots \rangle$, and potentially $\mathbf{P}\langle \dots \rangle$.
- If $s = r, w$ where $r \in \mathbf{narR}$ and $w \in \mathbf{n1W}$, we have C of the form $z := \mathbf{RCAS}(\bar{x}, e, e')$, so we use the values $\llbracket e \rrbracket$ and $\llbracket e' \rrbracket$ to create $a \in \mathbf{RCAS}$, $\mathbf{Push}\langle a \rangle$, $\mathbf{NIC}\langle a \rangle$, $\mathbf{naF}\langle \dots \rangle$, $\mathbf{n1W}\langle \dots \rangle$, $\mathbf{B}\langle \dots \rangle$, and potentially $\mathbf{P}\langle \dots \rangle$.
- If $s = r, w_1, w_2$ where $r \in \mathbf{narR}$, $w_1 \in \mathbf{narW}$, $w_2 \in \mathbf{n1W}$, we have C either of the form $z := \mathbf{RFAA}(\bar{x}, e)$ or $z := \mathbf{RCAS}(\bar{x}, e_1, e_2)$, so we create $a \in \mathbf{RFAA}$ or $a \in \mathbf{RCAS}$ accordingly, and $\mathbf{Push}\langle a \rangle$, $\mathbf{NIC}\langle a \rangle$, $\mathbf{narR}\langle \dots \rangle$, $\mathbf{narW}\langle w_1 \rangle$, $\mathbf{n1W}\langle w_2, \dots \rangle$, $\mathbf{B}\langle w_1 \rangle$, $\mathbf{B}\langle w_2 \rangle$ and potentially $\mathbf{P}\langle \dots \rangle$.
- If $s = f \in \mathbf{nF}$, we create the annotated labels $\mathbf{Push}\langle f \rangle$, $\mathbf{NIC}\langle f \rangle$, and $\mathbf{nF}\langle f \rangle$.
- We ignore $s = p \in \mathbf{P}$, as this is already handled by our earlier cases.

Then, we use **IB** and **OB** to reconstruct a partial path from these annotated labels. We define a path π_0 such that:

- $\pi_0 \in (\mathbf{ALabel} \setminus (\mathbf{Push} \cup \mathbf{NIC} \cup \mathbf{CN}))^*$
- $\mathbf{getI}\lambda(e_1, \pi_0) \prec_{\pi_0} \mathbf{getI}\lambda(e_2, \pi_0) \iff (e_1, e_2) \in \mathbf{IB}$
- $\mathbf{getO}\lambda(e_1, \pi_0) \prec_{\pi_0} \mathbf{getO}\lambda(e_2, \pi_0) \iff (e_1, e_2) \in \mathbf{OB}$
- $\forall w \in \{\mathbf{1W}, \mathbf{n1W}, \mathbf{nrW}, \mathbf{narW}\}, \mathbf{getI}\lambda(w, \pi_0) \prec_{\pi_0} \mathbf{getO}\lambda(w, \pi_0)$

This is possible from the properties of **IB** and **OB**. For pairs of annotated labels not ordered by **IB** or **OB**, we decide to order $\mathbf{1W}\langle w \rangle / \mathbf{n1W}\langle w, _ \rangle / \mathbf{nrW}\langle w, _ \rangle / \mathbf{narW}\langle w \rangle$ first and $\mathbf{B}\langle w \rangle$ last. Note that the annotated labels $\mathbf{Push}\langle \dots \rangle$, $\mathbf{NIC}\langle \dots \rangle$, and $\mathbf{CN}\langle \dots \rangle$ not covered by **IB/OB** are not yet integrated in π_0 .

Then we extend π_0 to add annotated labels not considered by the declarative semantics. We use the following extension function that introduces a new annotated label as early as possible after a set of dependencies.

$$\mathbf{extend}(\pi, \lambda, S) \triangleq \begin{cases} \pi_2 \cdot \lambda \cdot \lambda' \cdot \pi_1 & \text{if } \pi = \pi_2 \cdot \lambda' \cdot \pi_1 \wedge \lambda' \in S \wedge \pi_2 \cap S = \emptyset \\ \pi \cdot \lambda & \text{if } \pi \cap S = \emptyset \end{cases}$$

We define a new function to recover the first annotated label corresponding to an event:

$$E^{\text{ext}} \triangleq \mathbf{Event} \cup (\mathbf{Get} \cup \mathbf{Put} \cup \mathbf{RCAS} \cup \mathbf{RFAA} \cup \mathbf{n1EX} \cup \mathbf{nrEX})$$

$$\mathbf{getCPU} : E^{\text{ext}} \rightarrow \mathbf{ALabel}$$

$$\text{getCPU}(e) \triangleq \begin{cases} \text{getl}\lambda(e, \pi_0) & \text{if } e \in E^{\text{cpu}} = \{\text{LR}, \text{LW}, \text{CAS}, \text{F}, \text{P}\} \\ \text{Push}\langle e \rangle & \text{if } e \in \{\text{Put}, \text{Get}, \text{RCAS}, \text{RFAA}, \text{nF}\} \\ \text{undefined} & \text{otherwise} \end{cases}$$

And a similar function for events emptying a CPU buffer:

$$\text{getTSO} : E^{\text{ext}} \rightarrow \text{ALabel}$$

$$\text{getTSO}(e) \triangleq \begin{cases} \text{B}\langle e \rangle & \text{if } e \in \text{LW} \\ \text{NIC}\langle e \rangle & \text{if } e \in \{\text{Put}, \text{Get}, \text{RCAS}, \text{RFAA}, \text{nF}\} \\ \text{undefined} & \text{otherwise} \end{cases}$$

Let us consider $(a_1, \dots, a_n) = \text{Event} \cap \{\text{Put}, \text{Get}, \text{RCAS}, \text{RFAA}, \text{nF}\}$ in po order, i.e., if $i < j$ then $(a_j, a_i) \notin \text{po}$. We extend π_0 successively until we get π_n :

- We introduce **Push** as early as possible:
Let $\pi' = \text{extend}(\pi_{i-1}, \text{Push}\langle a_i \rangle, \{\text{getCPU}(e) \mid (e, a_i) \in \text{po}\})$
- We introduce **NIC** as early as possible:
Let $\pi'' = \text{extend}(\pi', \text{NIC}\langle a_i \rangle, \{\text{Push}\langle a_i \rangle\} \cup \{\text{getTSO}(e) \mid (e, a_i) \in \text{po}\})$
- If $a_i \in \text{Put}$, there is $e_i \in \text{nrEX}$ such that $\text{nLR}\langle -, -, a_i, w \rangle \prec_{\pi_0} \text{nrW}\langle w, e_i \rangle$. We also introduce **CN**: Let $S = \{\text{nrW}\langle w, e_i \rangle\} \cup \{\text{nLW}\langle -, e \rangle \mid (e, e_i) \in \text{po} \cap \text{sqp}\} \cup \{\text{CN}\langle e \rangle \mid (e, e_i) \in \text{po} \cap \text{sqp}\}$, we pose $\pi_i = \text{extend}(\pi'', \text{CN}\langle e_i \rangle, S)$.
Otherwise, i.e. $a_i \notin \text{Put}$, we simply have $\pi_i = \pi''$

Finally, $\pi = \pi_n$ is our path for an annotated semantics reduction. We clearly have $\text{complete}(\pi)$ by definition. Our goal is then to prove that $\text{wfp}(\pi)$ holds. It is composed of seven properties. Note that we already have the existence of the relevant annotated labels, and we need to show that the ordering constraints are respected.

nodup

$\text{nodup}(\pi)$ directly comes from the definition of annotated labels. There is no conflict in event usage.

backComp

Here are a couple lemmas showing that the new annotated labels are not placed too late and do not disturb the expected ordering.

Lemma 4. *For all $a \in \{\text{Put}, \text{Get}, \text{RCAS}, \text{RFAA}, \text{nF}\}$ and $b \in \text{Event}$, if $(a, b) \in \text{po}^*$, then $\text{Push}\langle a \rangle \prec_{\pi} \text{getl}\lambda(b, \pi_0)$.*

Proof. We take an arbitrary b , and proceed for a in po order, i.e., we can assume it holds for $e \in \{\text{Put}, \text{Get}, \text{RCAS}, \text{RFAA}, \text{nF}\}$ such that $(e, a) \in \text{po}$. By definition, $\text{Push}\langle a \rangle$ comes from an extension $\pi'' = \text{extend}(\pi', \text{Push}\langle a \rangle, \{\text{getCPU}(e) \mid (e, a) \in \text{po}\})$ and has been placed either first—and the result is trivial—or just after some $\text{getCPU}(e)$ with $(e, a) \in \text{po}$. If $e \in \{\text{Put}, \text{Get}, \text{RCAS}, \text{RFAA}, \text{nF}\}$, we have $\text{Push}\langle e \rangle \prec_{\pi''} \text{Push}\langle a \rangle \prec_{\pi''} \text{getl}\lambda(b, \pi_0)$ by induction hypothesis. If $e \in E^{\text{cpu}} = \{\text{LR}, \text{LW}, \text{CAS}, \text{F}, \text{P}\}$, we have $\text{getl}\lambda(e, \pi_0) \prec_{\pi''} \text{Push}\langle a \rangle \prec_{\pi''} \text{getl}\lambda(b, \pi_0)$ since $(e, b) \in \text{ippo} \subseteq \text{IB}$.

Lemma 5. $\forall a \in \{\text{Put}, \text{Get}, \text{RCAS}, \text{RFAA}, \text{nF}\}, \forall b \in \{\text{nF}, \text{nrR}, \text{nLR}, \text{narR}, \text{lW}\},$ if $(a, b) \in \text{po}^*,$ then $\text{NIC}\langle a \rangle \prec_{\pi} \text{getO}\lambda(b, \pi_0).$

Proof. We take an arbitrary $b \in \{\text{nF}, \text{nrR}, \text{nLR}, \text{narR}\},$ and proceed for a in po order, i.e., we can assume it holds for $e \in \{\text{Put}, \text{Get}, \text{RCAS}, \text{RFAA}, \text{nF}\}$ such that $(e, a) \in \text{po}.$ By definition, $\text{NIC}\langle a \rangle$ comes from an extension $\pi'' = \text{extend}(\pi', \text{NIC}\langle a \rangle, S),$ with $S = \{\text{Push}\langle a \rangle\} \cup \{\text{getTSO}(e) \mid (e, a) \in \text{po}\},$ and has been placed just after some $\lambda \in S.$

- If $\lambda = \text{Push}\langle a \rangle,$ then we have $\lambda \prec_{\pi''} \text{NIC}\langle a \rangle \prec_{\pi''} \text{getO}\lambda(b, \pi_0)$ using Lemma 4 above, since $\text{getl}\lambda(b, \pi_0) = \text{getO}\lambda(b, \pi_0)$ or $\text{getl}\lambda(b, \pi_0) \prec_{\pi''} \text{getO}\lambda(b, \pi_0).$
- If $\lambda = \text{getTSO}\langle e \rangle = \text{NIC}\langle e \rangle$ for some $e \in \{\text{Put}, \text{Get}, \text{RCAS}, \text{RFAA}, \text{nF}\},$ then we have $\lambda \prec_{\pi''} \text{NIC}\langle a \rangle \prec_{\pi''} \text{getO}\lambda(b, \pi_0)$ by induction hypothesis.
- If $\lambda = \text{getTSO}\langle e \rangle = \text{B}\langle e \rangle$ for some $e \in \text{lW},$ then we have $\text{B}\langle e \rangle \prec_{\pi''} \text{NIC}\langle a \rangle \prec_{\pi''} \text{getO}\lambda(b, \pi_0)$ since $(e, b) \in \text{oppo} \subseteq \text{OB}.$

Lemma 6. For all $w, e, p,$ if $\text{nrW}\langle w, e \rangle \in \pi$ and $\text{P}\langle p, e \rangle \in \pi,$ then $\text{CN}\langle e \rangle \prec_{\pi} \text{P}\langle p, e \rangle.$

Proof. Once again, we proceed for e in po order, i.e., we can assume the result holds for $e' \in \text{nrEX}$ such that $(e', e) \in \text{po}.$ $\text{CN}\langle e \rangle$ is inserted in some operation $\pi'' = \text{extend}(\pi', \text{CN}\langle e \rangle, S),$ with $S = \{\text{nrW}\langle w, e \rangle\} \cup \{\text{nLW}\langle _, e' \rangle \mid (e', e) \in \text{po} \cap \text{sqp}\} \cup \{\text{CN}\langle e' \rangle \mid (e', e) \in \text{po} \cap \text{sqp}\}.$ It is then placed just after some label $\lambda \in S.$

- If $\lambda = \text{nrW}\langle w, e \rangle,$ we have $\lambda \prec_{\pi''} \text{CN}\langle e \rangle \prec_{\pi''} \text{P}\langle p, e \rangle$ because $(w, p) \in \text{pf} \subseteq \text{IB}.$
- If $\lambda = \text{CN}\langle e' \rangle$ with $(e', e) \in \text{po} \cap \text{sqp},$ then there is some w' such that $(w', w) \in \text{po} \cap \text{sqp}$ and $\text{nrW}\langle w', e' \rangle \in \pi'.$ From well-formedness condition number 1 (see Definition 19), there is some p' such that $(w', p') \in \text{pf}$ and $(p', p) \in \text{po}.$ By induction hypothesis, we have $\text{CN}\langle e' \rangle \prec_{\pi'} \text{P}\langle p', e' \rangle,$ and from $(p', p) \in \text{IB}$ we have $\text{P}\langle p', e' \rangle \prec_{\pi'} \text{P}\langle p, e \rangle.$ In the end, we have the result $\text{CN}\langle e' \rangle \prec_{\pi''} \text{CN}\langle e \rangle \prec_{\pi''} \text{P}\langle p, e \rangle.$
- If $\lambda = \text{nLW}\langle w', e' \rangle$ with $(e', e) \in \text{po} \cap \text{sqp},$ then we also have $(w', w) \in \text{po} \cap \text{sqp},$ so from well-formedness condition number 1 (see Definition 19), there is some p' such that $(w', p') \in \text{pf}$ and $(p', p) \in \text{po}.$ We have $\text{nLW}\langle w', e' \rangle \prec_{\pi''} \text{CN}\langle e \rangle \prec_{\pi''} \text{P}\langle p', e' \rangle \prec_{\pi''} \text{P}\langle p, e \rangle.$

We can then check that we have $\text{backComp}(\pi):$

- $\text{lW}\langle w \rangle \prec_{\pi} \text{B}\langle w \rangle$ comes from the third property when defining $\pi_0;$ similarly for nLW, nrW and $\text{narW}.$
- $\text{Push}\langle a \rangle \prec_{\pi} \text{NIC}\langle a \rangle$ comes from the extension process.
- $\text{NIC}\langle f \rangle \prec_{\pi} \text{nF}\langle f \rangle$ comes from Lemma 5; similarly for $\text{NIC}\langle a \rangle \prec_{\pi} \text{nLR}/\text{nrR}/\text{naF}/\text{narR}\langle \dots \rangle.$
- $\text{nLR}\langle r, w, a, w' \rangle \prec_{\pi} \text{nrW}\langle w', e \rangle$ comes from $(r, w') \in \text{ippo} \subseteq \text{IB};$ similarly for $\text{nrR}/\text{nLW}, \text{naF}/\text{nLW}, \text{narR}/\text{nLW}$ and $\text{narR}/\text{narW}.$
- $\text{nrW}\langle w, e \rangle \prec_{\pi} \text{CN}\langle e \rangle$ comes from the extension process
- $\text{nLW}\langle w, e \rangle \prec_{\pi} \text{B}\langle w \rangle \prec_{\pi} \text{P}\langle p, e \rangle$ comes from $(w, p) \in [\text{nLW}]; \text{pf} \subseteq \text{OB}.$
- $\text{CN}\langle e \rangle \prec_{\pi} \text{P}\langle p, e \rangle$ comes from Lemma 6.

Thus we have $\text{backComp}(\pi).$

bufFlushOrd

- $1W\langle w_1 \rangle \prec_\pi 1W\langle w_2 \rangle \iff B\langle w_1 \rangle \prec_\pi B\langle w_2 \rangle$ when $t(w_1) = t(w_2)$ comes the fact that $[1W]; \text{po}; [1W] \subseteq (\text{IB} \cup \text{OB})$, so both sides are true if and only if $(w_1, w_2) \in \text{po}$; similarly for $\text{n}1W$ and $\text{nr}W/\text{nar}W$ on the same queue pair.
- When $t(a_1) = t(a_2)$, $\text{Push}\langle a_1 \rangle \prec_\pi \text{Push}\langle a_2 \rangle \iff \text{NIC}\langle a_1 \rangle \prec_\pi \text{NIC}\langle a_2 \rangle \iff (a_1, a_2) \in \text{po}$ from the definition of the extension process (to define π_n).
- For $a \in \{\text{Put}, \text{Get}, \text{nF}, \text{RCAS}, \text{RFAA}\}$, $w \in 1W$, such that $t(a) = t(w)$:
 - If $(w, a) \in \text{po}$, then $1W\langle w \rangle \prec_\pi \text{Push}\langle a \rangle$ and $B\langle w \rangle \prec_\pi \text{NIC}\langle a \rangle$ from the definition of the extension process.
 - If $(a, w) \in \text{po}$, then $\text{Push}\langle a \rangle \prec_\pi 1W\langle w \rangle$ and $\text{NIC}\langle a \rangle \prec_\pi B\langle w \rangle$ from Lemmas 4 and 5.
- When $t(w) = t(f)$, $1W\langle w \rangle \prec_\pi F\langle f \rangle$ implies $(w, f) \in \text{po}$ (since $[F]; \text{po}; [1W] \subseteq \text{ippo} \subseteq \text{IB}$), which implies $B\langle w \rangle \prec_\pi F\langle f \rangle$ (since $[1W]; \text{po}; [F] \subseteq \text{oppo} \subseteq \text{OB}$); similarly for CAS .
- If $w \in \text{n}1W$, $r \in \text{n}1R$, and $\text{sameqp}(w, r)$, then from the definition of pre-executions (see condition 6 of Definition 18), either $(w, r) \in \text{nfo}$ or $(r, w) \in \text{nfo}$. If $\text{n}1W\langle w, _ \rangle \prec_\pi \text{n}1R\langle r, _, _, _ \rangle$, then $(r, w) \notin \text{nfo}$ (since $\text{nfo} \subseteq \text{IB}$) and $(w, r) \in \text{nfo}$. Thus, $B\langle w \rangle \prec_\pi \text{n}1R\langle r, _, _, _ \rangle$ (since $\text{nfo} \subseteq \text{OB}$); similarly for $w \in \{\text{nr}W, \text{nar}W\}$ and $r \in \{\text{nr}R, \text{nar}R\}$.

Thus we have $\text{bufFlushOrd}(\pi)$.

pollOrder

Lemma 7. *For all $e_1, e_2 \in \{\text{n}1\text{EX}, \text{nr}\text{EX}\}$, such that $\text{sameqp}(e_1, e_2)$, let $\lambda_1 \in \{\text{n}1W\langle _, e_1 \rangle, \text{CN}\langle e_1 \rangle\}$, $\lambda_2 \in \{\text{n}1W\langle _, e_2 \rangle, \text{CN}\langle e_2 \rangle\}$, then $(e_1, e_2) \in \text{po} \iff \lambda_1 \prec_\pi \lambda_2$.*

Proof. By symmetry, we only need to show $(e_1, e_2) \in \text{po} \implies \lambda_1 \prec_\pi \lambda_2$. Once again, we proceed for e_1 in po order, i.e., we can assume the result holds for $e' \in \text{nEX}$ such that $(e', e_1) \in \text{po}$.

- If $\lambda_1 = \text{n}1W\langle w_1, e_1 \rangle$ and $\lambda_2 = \text{n}1W\langle w_2, e_2 \rangle$, then $(e_1, e_2) \in \text{po}$ implies $(w_1, w_2) \in (\text{po} \cap \text{sqp})$, so $(w_1, w_2) \in \text{ippo} \subseteq \text{IB}$ and $\lambda_1 \prec_\pi \lambda_2$.
- If $\lambda_1 = \text{n}1W\langle w_1, e_1 \rangle$ and $\lambda_2 = \text{CN}\langle e_2 \rangle$, then by definition of the extension process we have $\lambda_1 \prec_\pi \lambda_2$.
- If $\lambda_1 = \text{CN}\langle e_1 \rangle$ and $\lambda_2 = \text{n}1W\langle w_2, e_2 \rangle$, then λ_1 is inserted in some operation $\pi'' = \text{extend}(\pi', \text{CN}\langle e_1 \rangle, S)$, with $S = \{\text{nr}W\langle _, e_1 \rangle\} \cup \{\text{n}1W\langle _, e' \rangle \mid (e', e_1) \in \text{po} \cap \text{sqp}\} \cup \{\text{CN}\langle e' \rangle \mid (e', e_1) \in \text{po} \cap \text{sqp}\}$. It is then placed just after some label $\lambda \in S$.
 - If $\lambda = \text{nr}W\langle w_1, e_1 \rangle$, we have $\lambda \prec_{\pi''} \lambda_1 \prec_{\pi''} \lambda_2$ because $(w_1, w_2) \in \text{ippo} \subseteq \text{IB}$.
 - If $\lambda = \text{CN}\langle e' \rangle$ or $\lambda = \text{n}1W\langle _, e' \rangle$, with $(e', e_1) \in \text{po} \cap \text{sqp}$, then by induction hypothesis $\lambda \prec_{\pi''} \lambda_1 \prec_{\pi''} \lambda_2$.
- If $\lambda_1 = \text{CN}\langle e_1 \rangle$ and $\lambda_2 = \text{CN}\langle e_2 \rangle$, then by definition of the extension process we have $\lambda_1 \prec_\pi \lambda_2$.

Let us assume we have $e_1, e_2, p_2, \lambda_1, \lambda_2$ such that $\text{sameqp}(e_1, e_2)$, $\lambda_1 \in \{\text{n}1W\langle _, e_1 \rangle, \text{CN}\langle e_1 \rangle\}$, $\lambda_2 \in \{\text{n}1W\langle _, e_2 \rangle, \text{CN}\langle e_2 \rangle\}$, $\lambda_1 \prec_\pi \lambda_2$, and $P\langle p_2, e_2 \rangle \in \pi$.

From the creation of the events e_1 and e_2 , there is some $w_1, w_2 \in \{\text{n}1W, \text{nr}W\}$ such that $(w_i, e_i) \in \text{po}_{\text{imm}}$. From Lemma 7, we have $(e_1, e_2) \in \text{po}$ and thus

$(w_1, w_2) \in (\text{po} \cap \text{sqp})$. By definition, we also have $(w_2, p_2) \in \text{pf}$. From well-formedness condition number 1 (see Definition 19), there is some p_1 such that $(w_1, p_1) \in \text{pf}$ and $(p_1, p_2) \in \text{po}$. Thus we have $P\langle p_1, e_1 \rangle \prec_\pi P\langle p_2, e_2 \rangle$ as required to prove $\text{pollOrder}(\pi)$.

nicActOrder

Let a_1 and a_2 such that $\text{NIC}\langle a_1 \rangle \prec_\pi \text{NIC}\langle a_2 \rangle$ and $\text{sameqp}(a_1, a_2)$. From the definition of the extension process, we have $(a_1, a_2) \in \text{po}$.

- If $a_1 \in \text{nF}$ or $a_2 \in \text{nF}$, then most of the required results hold by definition of [ippo](#). The only exception is $\text{CN}\langle e \rangle \prec_\pi \text{nF}\langle a_2 \rangle$ which holds (by induction on e in po order) because all the dependencies of $\text{CN}\langle e \rangle$ are before $\text{nF}\langle a_2 \rangle$ by [ippo](#).
- If $(a_1 \in \text{Get} \wedge a_2 \in \text{Get})$, the result holds by [ippo](#).
- If $(a_1 \in \text{Get} \wedge a_2 \in \text{Put})$, the result holds by Lemma 7.
- If $(a_1 \in \text{Get} \wedge a_2 \in \text{RCAS} \cup \text{RFAA})$, the results hold by [ippo](#).
- If $(a_1 \in \text{Put} \wedge a_2 \in \text{Get})$, the first result holds by [ippo](#), the second by Lemma 7.
- If $(a_1 \in \text{Put} \wedge a_2 \in \text{Put})$, the first two results hold by [ippo](#), the last one by Lemma 7.
- If $(a_1 \in \text{Put} \wedge a_2 \in \text{RCAS} \cup \text{RFAA})$, the results hold by [ippo](#).
- If $(a_1 \in \text{RCAS} \cup \text{RFAA} \wedge a_2 \in \text{Get})$, the results hold by [ippo](#).
- If $(a_1 \in \text{RCAS} \cup \text{RFAA} \wedge a_2 \in \text{Put})$, the first result holds by [ippo](#), the latter by Lemma 7.
- If $(a_1, a_2 \in \text{RCAS} \cup \text{RFAA})$, the first result holds by [ippo](#), the latter by Lemma 7.

Thus we have $\text{nicActOrder}(\pi)$.

nicAtomicity

For every $a_1, a_2 \in \text{rRMW}$ where $\bar{n}(a_1) = \bar{n}(a_2)$, if $\text{narR}\langle r_1, a_1, -, w \rangle \prec_\pi \lambda_r$ where $\lambda_r \in \{\text{naF}\langle r_2, -, a_2, - \rangle, \text{narR}\langle r_2, -, a_2, - \rangle\}$, then from the extension process we have $(r_1, w) \in \text{po}_{\text{imm}}$, and $w \in \text{narW}$, so $(w, r_1) \in \text{ar}$. Then we need to show that $(r_1, r_2) \in \text{rao}$. Suppose, for contradiction, that $(r_1, r_2) \notin \text{rao}$. By definition of rao , for each node n , rao_n is a total order on $\{e \in \text{narR} \mid \bar{n}(e) = n\}$. Thus we have either $(r_1, r_2) \in \text{rao}$ or $(r_2, r_1) \in \text{rao}$, and by assumption the prior is not the case so $(r_2, r_1) \in \text{rao} \subseteq \text{OB}$. However, since $\text{narR}\langle r_1, \dots \rangle \prec_\pi \lambda_r$, we have $(r_1, r_2) \in \text{OB}$, which is a contradiction, as OB is irreflexive. Therefore reject our original assumption. Thus $(r_1, r_2) \in \text{rao}$, then we have $(w, r_2) \in \text{ar}; \text{rao} \subseteq \text{OB}$, so $B\langle w \rangle \prec_\pi \lambda_r$. Thus we have $\text{nicAtomicity}(\pi)$.

wfrd

Let us assume we have $\pi = \pi_4 \cdot \lambda_r \cdot \pi_3$, with $\lambda_r \in \{\text{1R}\langle r, w \rangle, \text{CAS}\langle r, w \rangle, \text{n1R}\langle r, w, -, - \rangle, \text{nrR}\langle r, w, -, - \rangle, \text{naF}\langle r, w, -, - \rangle, \text{narR}\langle r, w, -, - \rangle\}$. In all cases we have $(w, r) \in \text{rf}$. Another important fact is that $\forall w', (w, w') \in \text{mo} \implies (r, w') \in \text{rb}$.

- If $\lambda_r = \text{1R}\langle r, w \rangle$, we need to show $\text{wfrdCPU}(r, w, \pi_3)$.
 - If $w = \text{init}_{\text{loc}(w)}$, then we need to check that $\{B\langle w' \rangle, \text{CAS}\langle w', - \rangle \in \pi_3 \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset$ and $\{\text{1W}\langle w'' \rangle \in \pi_3 \mid \text{loc}(w'') = \text{loc}(r) \wedge t(w'') = t(r)\} = \emptyset$. For the first, such a w' would imply $(r, w') \in \text{rb} \subseteq \text{OB}$, which contradicts the ordering with λ_r . For the second, such an w'' would imply $(r, w'') \in \text{rb}_i \subseteq \text{IB}$, and $\lambda_r \prec_\pi \text{1W}\langle w'' \rangle$ which similarly contradicts the ordering with λ_r .

- If $w \in \text{IW}$, $t(w) = t(r)$, and $B\langle w \rangle \notin \pi_3$. From $(w, r) \in \text{rf}_i \subseteq \text{IB}$, we have $\lambda_w = \text{IW}\langle w \rangle \prec_\pi \lambda_r$, i.e., $\pi_3 = \pi_2 \cdot \lambda_w \cdot \pi_1$. We need to show that $\{\text{IW}\langle w' \rangle \in \pi_2 \mid \text{loc}(w') = \text{loc}(r) \wedge t(w') = t(r)\} = \emptyset$. Such a w' would imply $(w, w') \in \text{po}$ (from $[\text{IW}]; \text{po}; [\text{IW}] \subseteq \text{ippo} \subseteq \text{IB}$, and the execution graph forcing either $(w, w') \in \text{po}$ or $(w', w) \in \text{po}$), $(w, w') \in \text{mo}$ (from $[\text{IW}]; \text{po}; [\text{IW}] \subseteq \text{oppo} \subseteq \text{OB}$, and well-formedness conditions forcing either $(w, w') \in \text{mo}$ or $(w', w) \in \text{mo}$), and $(r, w') \in \text{rb}_i \subseteq \text{IB}$ would contradict the ordering with λ_r .
- Else we have $\lambda_w \in \pi_3$, with $\lambda_w \in \{B\langle w \rangle, \text{CAS}\langle w, - \rangle\}$. If $w \in \text{IW}$ and $t(w) = t(r)$, this is the remaining subcase, else it comes from $(w, r) \in \text{rf}_e \subseteq \text{OB}$. Thus we have $\pi_3 = \pi_2 \cdot \lambda_w \cdot \pi_1$, and we need to check two properties. First, we check that $\{B\langle w' \rangle, \text{CAS}\langle w', - \rangle \in \pi_2 \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset$. It holds because such a w' would again imply $(r, w') \in \text{rb} \subseteq \text{OB}$ and contradict the ordering with λ_r . Second, we check that $\left\{ w' \mid \begin{array}{l} \text{IW}\langle w' \rangle \in \pi_3 \wedge B\langle w' \rangle \notin \pi_3 \wedge \\ \text{loc}(w') = \text{loc}(r) \wedge t(w') = t(r) \end{array} \right\} = \emptyset$. It holds because such a w' would again imply $(w, w') \in \text{mo}$, $(r, w') \in \text{rb}_i \subseteq \text{IB}$ and contradict the ordering with λ_r .
- If $\lambda_r = \text{CAS}\langle r, w \rangle$, we similarly check that $\text{wfrdCPU}(r, w, \pi_3)$ holds. The difference is that cases that previously contradicted $(\text{rb}_i \subseteq \text{IB})$ now contradict $\text{bufFlushOrd}(\pi)$ that forces the buffer of $t(r)$ to be empty when performing λ_r .
- If $\lambda_r = \text{nIR}\langle r, w, -, - \rangle$, we need to show $\text{wfrdNIC}(r, w, \pi_3)$.
 - If $w = \text{init}_{\text{loc}(w)}$, then we need to check that $\{B\langle w' \rangle, \text{CAS}\langle w', - \rangle \in \pi_3 \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset$. Such a w' would imply $(r, w') \in \text{rb} \subseteq \text{OB}$, which contradicts the ordering with λ_r .
 - Else we have $\lambda_w \in \pi_3$, with $\lambda_w \in \{B\langle w \rangle, \text{CAS}\langle w, - \rangle\}$. This comes from $(w, r) \in \text{rf}_e \subseteq \text{OB}$. Thus we have $\pi_3 = \pi_2 \cdot \lambda_w \cdot \pi_1$, and we need to check that $\{B\langle w' \rangle, \text{CAS}\langle w', - \rangle \in \pi_2 \mid \text{loc}(w') = \text{loc}(r)\} = \emptyset$. It holds because such a w' would again imply $(r, w') \in \text{rb} \subseteq \text{OB}$ and contradict the ordering with λ_r .
- If $\lambda_r = \text{nrR}\langle r, w, -, - \rangle$, $\text{naF}\langle r, w, -, - \rangle$ or $\text{narR}\langle r, w, -, - \rangle$, we similarly check that $\text{wfrdNIC}(r, w, \pi_3)$ for the same reasons.

Thus we have $\text{wfrd}(\pi)$.

Theorem 12. *Let G be a well-formed consistent execution graph generated from a program P . Let π be the path obtained from G by the process defined above. Then there is M' , QP' (such that for all $t, \bar{n}$ we have $QP'(t)(\bar{n}) = \langle \varepsilon, \varepsilon, \text{nEX}^* \rangle$), and an equivalent path π' (producing the same outcome as π) such that $P, M_0, B_0, A_0, QP_0, \varepsilon \Rightarrow^* (\lambda t.\text{skip}), M', B_0, A_0, QP', \pi'$.*

Proof. From above, we have $\text{wf}(\pi)$. This shows that the program configuration can perform the events described by the annotated labels of π . The remaining part of the proof is simply to check that the command rewritings used when deriving the execution graph from P (see Fig. 23) can be used as $\mathcal{E}$ transitions in the annotated semantics for P , which follows from the definitions.

D.7 Operational Semantics and Annotated Semantics

We define forgetful functions from annotated configurations to operational configurations. For memories, we replace the write event by the value written. For labels within annotated configurations, we drop some arguments to recover the data structure of the operational semantics.

$$\begin{aligned} \llbracket \cdot \rrbracket_M &: \text{AMem} \rightarrow \text{Mem} \\ \llbracket M \rrbracket_M &\triangleq \lambda x. v_w(M(x)) \end{aligned}$$

$$\llbracket \cdot \rrbracket_{\text{op}} : E^{\text{ext}} \rightarrow \left\{ \begin{array}{l} y^{\bar{n}} := x^n, y^{\bar{n}} := v, \text{ack}_p, x^n := y^{\bar{n}}, x^n := v, \\ x := \text{RCAS}(y^n, v, v'), x := \text{RFAA}(y^n, v), \text{cn}, \text{rfence}(\bar{n}) \end{array} \right\}$$

$$\begin{array}{ll} \llbracket \text{lw}(x, v_w) \rrbracket_{\text{op}} \triangleq x := v_w & \llbracket \text{F} \rrbracket_{\text{op}} \text{ is undefined} \\ \llbracket \text{nrw}(\bar{y}, v_r) \rrbracket_{\text{op}} \triangleq \bar{y} := v_r & \llbracket \text{P}(\dots) \rrbracket_{\text{op}} \text{ is undefined} \\ \llbracket \text{nllw}(x, v_w, \bar{n}) \rrbracket_{\text{op}} \triangleq x := v_w & \llbracket \text{lr}(\dots) \rrbracket_{\text{op}} \text{ is undefined} \\ \llbracket \text{nF}(\bar{n}) \rrbracket_{\text{op}} \triangleq \text{rfence}(\bar{n}) & \llbracket \text{CAS}(\dots) \rrbracket_{\text{op}} \text{ is undefined} \\ \llbracket \text{Put}(\bar{y}, x) \rrbracket_{\text{op}} \triangleq \bar{y} := x & \llbracket \text{nlr}(\dots) \rrbracket_{\text{op}} \text{ is undefined} \\ \llbracket \text{Get}(x, \bar{y}) \rrbracket_{\text{op}} \triangleq x := \bar{y} & \llbracket \text{nrR}(\dots) \rrbracket_{\text{op}} \text{ is undefined} \\ \llbracket \text{RCAS}(z, \bar{x}, v, v') \rrbracket_{\text{op}} \triangleq z := \text{RCAS}(\bar{x}, v, v') & \llbracket \text{naF}(\dots) \rrbracket_{\text{op}} \text{ is undefined} \\ \llbracket \text{RFAA}(z, \bar{x}, v) \rrbracket_{\text{op}} \triangleq z := \text{RFAA}(\bar{x}, v) & \llbracket \text{narR}(\dots) \rrbracket_{\text{op}} \text{ is undefined} \\ \llbracket \text{nLEX}(\bar{n}) \rrbracket_{\text{op}} \triangleq \text{cn} & \llbracket \text{narW}(\dots) \rrbracket_{\text{op}} \text{ is undefined} \\ \llbracket \text{nrEX}(\bar{n}) \rrbracket_{\text{op}} \triangleq \text{ack}_p & \end{array}$$

$$\llbracket \cdot \rrbracket_{\text{opl}} : E^{\text{ext}} \rightarrow \left\{ \begin{array}{l} y^{\bar{n}} := x^n, y^{\bar{n}} := v, x^n := y^{\bar{n}}, x^n := v, \\ x := \text{RCAS}(y^n, v, v'), x := \text{RFAA}(y^n, v), \text{cn}, \text{rfence}(\bar{n}) \end{array} \right\}$$

$$\llbracket l \rrbracket_{\text{opl}} = \begin{cases} \text{cn} & \text{if } l = \text{nrEX}(\bar{n}) \\ \llbracket l \rrbracket_{\text{op}} & \text{otherwise} \end{cases}$$

The labels that cannot appear in a well-formed annotated configuration are not mapped. For put operations, the operational semantics uses both (ack_p) and (cn) while the annotated semantics uses the label nrEX , so the mapping is different for labels in $\mathbf{wb}_L$.

$\llbracket \cdot \rrbracket_{\text{op}}$ and $\llbracket \cdot \rrbracket_{\text{opl}}$ are extended to lists in an obvious way.

We then extend this to configurations as expected. We overload notations to simplify the formulas.

For $\text{qp} = \langle \text{pipe}, \text{wb}_R, \text{wb}_L \rangle \in \text{AQPair}$, we define $\llbracket \text{qp} \rrbracket \triangleq \langle \llbracket \text{pipe} \rrbracket_{\text{op}}, \llbracket \text{wb}_R \rrbracket_{\text{op}}, \llbracket \text{wb}_L \rrbracket_{\text{opl}} \rangle$.

For $\text{QP} \in \text{AQMap}$, we define $\llbracket \text{QP} \rrbracket \triangleq \lambda t. \lambda \bar{n}. \llbracket \text{QP}(t)(\bar{n}) \rrbracket$.

For $\text{B} \in \text{ASBMap}$, we define $\llbracket \text{B} \rrbracket \triangleq \lambda t. \llbracket \text{B}(t) \rrbracket_{\text{op}}$.

Theorem 13. *For all $P, P' \in \text{Prog}$, $M, M' \in \text{AMem}$, $B, B' \in \text{ASBMap}$, $A, A' \in \text{RAMap}$, $QP, QP' \in \text{AQPMMap}$, $\pi, \pi' \in \text{Path}$, if $P, M, B, A, QP, \pi \Rightarrow P', M', B', A', QP', \pi'$ and $\text{wf}(M, B, A, QP, \pi)$, then $P, \llbracket M \rrbracket_M, \llbracket B \rrbracket, A, \llbracket QP \rrbracket \Rightarrow P', \llbracket M' \rrbracket_M, \llbracket B' \rrbracket, A', \llbracket QP' \rrbracket$.*

Proof. By straightforward induction on $\Rightarrow$.

Theorem 14. *For all $M \in \text{AMem}$, $M'' \in \text{Mem}$, $B \in \text{ASBMap}$, $B'' \in \text{SBMap}$, $A, A' \in \text{RAMap}$, $QP \in \text{AQPMMap}$, $QP'' \in \text{QPMMap}$, and $\pi \in \text{Path}$, if $P, \llbracket M \rrbracket_M, \llbracket B \rrbracket, A, \llbracket QP \rrbracket \Rightarrow P', M'', B'', A', QP''$ and $\text{wf}(M, B, A, QP, \pi)$, then there exists $M' \in \text{AMem}$, $B' \in \text{ASBMap}$, $QP' \in \text{AQPMMap}$, and $\pi' \in \text{Path}$ such that $\llbracket M' \rrbracket_M = M''$, $\llbracket B' \rrbracket = B''$, $\llbracket QP' \rrbracket = QP''$, and $P, M, B, A, QP, \pi \Rightarrow P', M', B', A', QP', \pi'$.*

Proof. By straightforward induction on $\Rightarrow$. In some cases, the reduction enforces a specific annotated label λ and we have $\pi' = \lambda \cdot \pi$; we then need $\text{wf}(M, B, A, QP, \pi)$ to check that λ is fresh enough for π .

Theorem 15 (Operational and Annotated Semantics Equivalence).

For all program P .

- $\llbracket M_0 \rrbracket_M, \llbracket B_0 \rrbracket, A_0$, and $\llbracket QP_0 \rrbracket$ are the initialisation for the operational semantics;
- If $P, M_0, B_0, A_0, QP_0, \varepsilon \Rightarrow^* P', M', B', A', QP', \pi'$ then $P, \llbracket M_0 \rrbracket_M, \llbracket B_0 \rrbracket, A_0, \llbracket QP_0 \rrbracket \Rightarrow^* P', \llbracket M' \rrbracket_M, \llbracket B' \rrbracket, A', \llbracket QP' \rrbracket$
- If $P, \llbracket M_0 \rrbracket_M, \llbracket B_0 \rrbracket, A_0, \llbracket QP_0 \rrbracket \Rightarrow^* P', M'', B'', A', QP''$ then there exists $M' \in \text{AMem}$, $B' \in \text{ASBMap}$, $QP' \in \text{AQPMMap}$, and $\pi' \in \text{Path}$ such that $\llbracket M' \rrbracket_M = M''$, $\llbracket B' \rrbracket = B''$, $\llbracket QP' \rrbracket = QP''$, and $P, M_0, B_0, A_0, QP_0, \varepsilon \Rightarrow^* P', M', B', A', QP', \pi'$.

Proof. The first point comes from unfolding the definitions. The other two are proved by straightforward induction on $\Rightarrow^*$ and using Theorems 13 and 14. The condition $\text{wf}(M, B, A, QP, \pi)$ is obtained by applying Theorem 8 when needed.